參數(shù)資料
型號: SM320F2812HFGM
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 16-BIT, 150 MHz, OTHER DSP, CQFP172
封裝: NCTB, CERAMIC, QFP-172
文件頁數(shù): 43/147頁
文件大?。?/td> 1721K
代理商: SM320F2812HFGM
Electrical Specifications
136
December 2004
SGUS053
6.30
Multichannel Buffered Serial Port (McBSP) Timing
6.30.1
McBSP Transmit and Receive Timing
Table 644. McBSP Timing Requirements
NO.
MIN
MAX
UNIT
McBSP module clock (CLKG, CLKX, CLKR) range
1
kHz
McBSP module clock (CLKG, CLKX, CLKR) range
20§
MHz
McBSP module cycle time (CLKG, CLKX, CLKR) range
50
ns
McBSP module cycle time (CLKG, CLKX, CLKR) range
1
ms
M11
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P
ns
M12
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P7
ns
M13
tr(CKRX)
Rise time, CLKR/X
CLKR/X ext
7
ns
M14
tf(CKRX)
Fall time, CLKR/X
CLKR/X ext
7
ns
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR int
18
ns
M15
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
CLKR ext
2
ns
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR int
0
ns
M16
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
CLKR ext
6
ns
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR int
18
ns
M17
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
CLKR ext
2
ns
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR int
0
ns
M18
th(CKRL-DRV)
Hold time, DR valid after CLKR low
CLKR ext
6
ns
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX int
18
ns
M19
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
CLKX ext
2
ns
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX int
0
ns
M20
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
CLKX ext
6
ns
Polarity bits CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are
also inverted.
2P = 1/CLKG in ns. CLKG is the output of sample rate generator mux. CLKG =
CLKSRG
(1
) CLKGDV)
.
CLKSRG can be LSPCLK, CLKX, CLKR as source. CLKSRG
≤ (SYSCLKOUT/2). McBSP performance is limited by I/O buffer switching speed.
§ Internal clock prescalers must be adjusted such that the McBSP clock (CLKG, CLKX, CLKR) speeds are not greater than the I/O buffer speed
limit (20 MHz).
相關(guān)PDF資料
PDF描述
SM320MCM41DHFHM40 32-BIT, 40 MHz, OTHER DSP, CQFP352
SM320MCM42CHFNM40 32-BIT, 40 MHz, OTHER DSP, CQFP408
SM320VC33HFGM150 32-BIT, 75 MHz, OTHER DSP, CQFP164
SM34020AHTM32 GRAPHICS PROCESSOR, CQFP132
SM563 4-BIT, MROM, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320F2812HFGM150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Military DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812HFGS150 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812-HT 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
SM320F2812KGDS150A 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC HT Dig Signal Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SM320F2812PGFMEP 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC EP Digital Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT