- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385814 > SAA7392 (NXP Semiconductors N.V.) Channel encoder/decoder CDR60(通道編碼器/譯碼器) PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7392 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Channel encoder/decoder CDR60(通道編碼器/譯碼器) |
| 中文描述： | 信道編碼器/解碼器CDR60（通道編碼器/譯碼器） |
| 文件頁數(shù)： | 27/76頁 |
| 文件大?。?/td> | 246K |
| 代理商： | SAA7392 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
2000 Mar 21
27
Philips Semiconductors
Preliminary specification
Channel encoder/decoder CDR60
SAA7392
7.5.9
V
ITERBI
D
ETECTOR
S
ETTING
R
EGISTER
(V
ITSET
)
Thisregistercontrolsanadvanceddataslicerforimproved
bit detector performance.
An adaptive slicer performs a second slice operation.
This has a higher bandwidth than the first slicer.
If switched on, the run length 2 push-back circuit pushes
all run length two symbols to run length 3. The circuit will
determine which transition was most likely in error and
shift transition on that edge.
To avoid advanced detector hang-up, caused by a
detection level that is too high and is not brought down, a
Watchdog counter on the slicer level is installed.
The Watchdog counter is a counter that counts on the
front-end PLL clock.
If rl1 or a rl2 received: count + stepsize
Elsif no transition: count + 1
Elsif transition on a valid runlength: count
8
Elsif (count > maxcount): reset count.
Stepsize and maxcount can be set by writing to the VitSet
register. On a reset of the counter the slice level is also
reset.
Table 45
Viterbi Detector Setting Register (address 16H) - WRITE
Table 46
Description of VitSet bits
Table 47
Selection of Watchdog count step
7.5.10
M
OTOR
C
ONTROL
R
EGISTER
1 (M
OTOR
1)
When read this register holds the 8-bit advanced slicer compensation value.
7
6
5
4
3
2
1
0
AdSliceON
AdDetON
FEndAutoSON
RL2PB
WDog
MaxCnt
WDogCnt.1
WDogCnt.0
BIT
SYMBOL
DESCRIPTION
7
6
AdSliceON
AdDetON
If AdSliceON = 0, then slicer reset (to logic 0). If AdSliceON = 1, then slicer active.
If AdDetON = 0, then advanced bit detector off. If AdDetON = 1, then advanced bit
detector on.
If FEndAutoSON = 0, then auto-scaling in front-end Hold mode. If FEndAutoSON = 1,
then auto-scaling in front-end on.
If RL2PB = 0, then run length 2 push-back off. If RL2PB = 1, then run length 2
push-back on.
If WDog = 0, then slicer Watchdog is off. If WDog = 1, then slicer Watchdog is on.
If MaxCnt = 0, then maxcount is 1024. If MaxCnt = 1, then maxcount is 2048.
These 2 bits select the Watchdog count step; see Table 47.
5
FEndAutoSON
4
RL2PB
3
2
1
0
WDog
MaxCnt
WDogCnt.1
WDogCnt.0
WDogCnt.1
WDogCnt.0
WATCHDOG COUNT STEP
0
0
1
1
0
1
0
1
32
64
128
256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7705H | Car radio Digital Signal Processor（DSP）(車載電臺(tái)數(shù)字信號(hào)處理器) |
| SAA7712H | Sound effects DSP(聲音效應(yīng)數(shù)字信號(hào)處理器) |
| SAA7712 | Sound effects DSP |
| SAA8110G | Digital Signal Processor (DSP) for cameras(應(yīng)用于照相中的數(shù)字信號(hào)處理器) |
| SAA8122A | Digital Still Camera Processor (ImagIC family)(數(shù)字靜態(tài)照相處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7392HL | 制造商:NXP Semiconductors 功能描述:CD-ROM INTERFACE, 80 Pin, Plastic, QFP |
| SAA7500 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital satellite radio broadcasting tuner decoder SAT-2 |
| SAA7501WP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC |
| SAA-75J2.5-1 | 制造商:Amphenol Corporation 功能描述: |
| SAA7704H/204 | 制造商:NXP Semiconductors 功能描述:Electronic Component |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。