- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > S568013MFA00E (FREESCALE SEMICONDUCTOR INC) 0-BIT, 8 MHz, OTHER DSP, PQFP32 PDF資料下載
參數(shù)資料
| 型號： | S568013MFA00E |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 0-BIT, 8 MHz, OTHER DSP, PQFP32 |
| 封裝： | ROHS COMPLIANT, LQFP-32 |
| 文件頁數(shù)： | 91/125頁 |
| 文件大?。?/td> | 1702K |
| 代理商： | S568013MFA00E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當(dāng)前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
56F8013/56F8011 Data Sheet, Rev. 11
68
Freescale Semiconductor
1 = Timer Channel 3 enabled in Stop mode
6.3.1.2
Timer Channel 2 Stop Disable (TC2_SD)—Bit 14
This bit enables the operation of the Timer Channel 2 peripheral clock in Stop mode.
0 = Timer Channel 2 disabled in Stop mode
1 = Timer Channel 2 enabled in Stop mode
6.3.1.3
Timer Channel 1 Stop Disable (TC1_SD)—Bit 13
This bit enables the operation of the Timer Channel 1 peripheral clock in Stop mode.
0 = Timer Channel 1 disabled in Stop mode
1 = Timer Channel 1 enabled in Stop mode
6.3.1.4
Timer Channel 0 Stop Disable (TC0_SD)—Bit 12
This bit enables the operation of the Timer Channel 0 peripheral clock in Stop mode.
0 = Timer Channel 0 disabled in Stop mode
1 = Timer Channel 0 enabled in Stop mode
6.3.1.5
SCI Stop Disable (SCI_SD)—Bit 11
This bit enables the operation of the SCI peripheral clock in Stop mode. This is recommended for use in
LIN mode so that the SCI can generate interrupts and recover from Stop mode while the LIN interface is
in Sleep mode and using Stop mode to reduce power consumption.
0 = SCI disabled in Stop mode
1 = SCI enabled in Stop mode
6.3.1.6
Reserved—Bit 10
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.1.7
Timer Channel 3 Input (TC3_INP)—Bit 9
This bit selects the input of Timer Channel 3 to be from the PWM Sync signal or GPIO pin.
1 = Timer Channel 3 Input from PWM sync signal
0 = Timer Channel 3 Input controlled by SIM_GPS register CFG_B3 and CFG_A5 fields
6.3.1.8
Reserved—Bits 8–6
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.1.9
OnCE Enable (ONCEEBL)—Bit 5
0 = OnCE clock to 56800E core enabled when core TAP is enabled
1 = OnCE clock to 56800E core is always enabled
6.3.1.10
Software Reset (SWRST)—Bit 4
Writing 1 to this field will cause the part to reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC56F8023VLC | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32 |
| MC56F8033VLC | 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32 |
| MC56F8347MPY60 | 16-BIT, 120 MHz, OTHER DSP, PQFP160 |
| MC56F8355VFG60 | 4-BIT, 120 MHz, OTHER DSP, PQFP128 |
| MC56F8355MFG60 | 4-BIT, 120 MHz, OTHER DSP, PQFP128 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5-680RF1 | 制造商:Riedon 功能描述:RES 680 OHM 4W 1% WW SMD |
| S5688B | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA Rectifier Silicon Diffused Type |
| S5688B(Q) | 制造商:Toshiba 功能描述:Diode 100V 1A 2-Pin DO-41SS |
| S5688B(TPA2) | 制造商:Toshiba America Electronic Components 功能描述:Diode 100V 1A 2-Pin DO-41SS T/R Cut Tape |
| S5688G | 制造商:Toshiba America Electronic Components 功能描述: 制造商:Panasonic Industrial Company 功能描述:DIODE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。