參數(shù)資料
型號(hào): S568013MFA00E
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號(hào)處理
英文描述: 0-BIT, 8 MHz, OTHER DSP, PQFP32
封裝: ROHS COMPLIANT, LQFP-32
文件頁(yè)數(shù): 15/125頁(yè)
文件大?。?/td> 1702K
代理商: S568013MFA00E
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)
Inter-Integrated Circuit Interface (I2C) Timing
56F8013/56F8011 Data Sheet, Rev. 11
Freescale Semiconductor
111
10.12 Inter-Integrated Circuit Interface (I2C) Timing
Table 10-17 I2C Timing
Characteristic
Symbol
Standard Mode
Fast Mode
Unit
Minimum
Maximum
Minimum
Maximum
SCL Clock Frequency
fSCL
0100
0400
kHz
Hold time (repeated )
START condition. After
this period, the first clock
pulse is generated.
tHD; STA
4.0
0.6
μs
LOW period of the SCL
clock
tLOW
4.7
1.25
μs
HIGH period of the SCL
clock
tHIGH
4.0
0.6
μs
Set-up time for a repeated
START condition
tSU; STA
4.7
0.6
μs
Data hold time for I2C bus
devices
tHD; DAT
01
1. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the VIH min of the SCL
signal) to bridge the undefined region of the falling edge of SCL.
3.452
2. The maximum tHD; DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
01
0.92
μs
Data set-up time
tSU; DAT
250
1003
3. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement tSU; DAT > = 250ns
must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.
If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
trmax + tSU; DAT = 1000 + 250 = 1250ns (according to the Standard mode I
2C bus specification) before the SCL line is
released.
ns
Rise time of both SDA and
SCL signals
tr
1000
2 +0.1Cb
4
4. Cb = total capacitance of the one bus line in pF.
300
ns
Fall time of both SDA and
SCL signals
tf
300
2 +0.1Cb
4
300
ns
Set-up time for STOP
condition
tSU; STO
4.0
0.6
μs
Bus free time between
STOP and START
condition
tBUF
4.7
1.3
μs
Pulse width of spikes that
must be suppressed by
the input filter
tSP
N/A
0.0
50
ns
相關(guān)PDF資料
PDF描述
MC56F8023VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8033VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8347MPY60 16-BIT, 120 MHz, OTHER DSP, PQFP160
MC56F8355VFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
MC56F8355MFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5-680RF1 制造商:Riedon 功能描述:RES 680 OHM 4W 1% WW SMD
S5688B 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA Rectifier Silicon Diffused Type
S5688B(Q) 制造商:Toshiba 功能描述:Diode 100V 1A 2-Pin DO-41SS
S5688B(TPA2) 制造商:Toshiba America Electronic Components 功能描述:Diode 100V 1A 2-Pin DO-41SS T/R Cut Tape
S5688G 制造商:Toshiba America Electronic Components 功能描述: 制造商:Panasonic Industrial Company 功能描述:DIODE