參數(shù)資料
型號: S568013MFA00E
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, 8 MHz, OTHER DSP, PQFP32
封裝: ROHS COMPLIANT, LQFP-32
文件頁數(shù): 106/125頁
文件大?。?/td> 1702K
代理商: S568013MFA00E
Resets
56F8013/56F8011 Data Sheet, Rev. 11
Freescale Semiconductor
81
All peripherals, except the COP/watchdog timer, run at the system clock (peripheral bus) frequency1,
which is the same as the main processor frequency in this architecture. The COP timer runs at
MSTR_OSC / 1024. The maximum frequency of operation is SYS_CLK = 32MHz. The only exception is
the Quad Timer and PWM, which can be configured to operate at three times the system bus rate using
TCR and PCR controls, provided the PLL is active and selected.
6.6 Resets
The SIM supports four sources of reset, as shown in Figure 6-15. The two asynchronous sources are the
external reset pin and the Power-On Reset (POR). The two synchronous sources are the software reset,
which is generated within the SIM itself by writing the SIM_CTRL register in Section 6.3.1, and the COP
reset. The SIM uses these to generate resets for the internal logic. These are outlined in Table 6-4. The
first column lists the four primary resets which are calculated. The JTAG circuitry is reset by the Power-On
Reset. Columns two through five indicate which reset sources trigger these reset signals. The last column
provides additional detail.
Figure 6-15 provides a graphic illustration of the details in Table 6-4. Note that the POR_Delay blocks
use the Relaxation Oscillator Clock as their time base since other system clocks are inactive during this
phase of reset.
1. The Quad Timer and PWM modules can be operated at three times the IPBus clock frequency.
Table 6-4 Primary System Resets
Reset Sources
Reset Signal
POR
External
Software
COP
Comments
EXTENDED_POR
X
Stretched version of POR. Relevant 64
Relaxation Oscillator Clock cycles after
POR deasserts.
CLKGEN_RST
X
Released 32 Relaxation Oscillator Clock
cycles after all reset sources have
released.
PERIP_RST
X
Releases 32 Relaxation Oscillator Clock
cycles after the CLKGEN_RST is
released.
CORE_RST
X
Releases 32 SYS_CLK periods after
PERIP_RST is released.
相關(guān)PDF資料
PDF描述
MC56F8023VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8033VLC 16-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP32
MC56F8347MPY60 16-BIT, 120 MHz, OTHER DSP, PQFP160
MC56F8355VFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
MC56F8355MFG60 4-BIT, 120 MHz, OTHER DSP, PQFP128
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5-680RF1 制造商:Riedon 功能描述:RES 680 OHM 4W 1% WW SMD
S5688B 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:TOSHIBA Rectifier Silicon Diffused Type
S5688B(Q) 制造商:Toshiba 功能描述:Diode 100V 1A 2-Pin DO-41SS
S5688B(TPA2) 制造商:Toshiba America Electronic Components 功能描述:Diode 100V 1A 2-Pin DO-41SS T/R Cut Tape
S5688G 制造商:Toshiba America Electronic Components 功能描述: 制造商:Panasonic Industrial Company 功能描述:DIODE