參數(shù)資料
型號: PSD833F2-15M
元件分類: 微控制器/微處理器
英文描述: 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52
封裝: PLASTIC, QFP-52
文件頁數(shù): 33/122頁
文件大?。?/td> 489K
代理商: PSD833F2-15M
PSD8XXF Family
Preliminary Information
14
Table 7 shows the offset addresses to the PSD8XXF registers relative to the CSIOP base
address. The CSIOP space is the 256 bytes of address that is allocated by the user to the
internal PSD8XXF registers. Table 7 provides brief descriptions of the registers in CSIOP
space. For a more detailed description, refer to section 9.
8.0
PSD8XXF
Register
Description
and Address
Offset
Register Name
Port A Port B Port C Port D Other*
Description
Data In
00
01
10
11
Reads Port pin as input,
MCU I/O input mode
Control
02
03
Selects mode between
MCU I/O or Address Out
Stores data for output
Data Out
04
05
12
13
to Port pins, MCU I/O
output mode
Direction
06
07
14
15
Configures Port pin as
input or output
Configures Port pins as
either CMOS or Open
Drive Select
08
09
16
17
Drain on some pins, while
selecting high slew rate
on other pins.
Input Micro
Cell
0A
0B
18
Reads Input Micro
Cells
Reads the status of the
Enable Out
0C
0D
1A
1B
output enable to the I/O
Port driver
Read – reads output of
Output
Micro
Cells AB
Micro
Cells AB
20
Write – loads Micro
cell
Flip-Flops
Read – reads output of
Output
Micro
Cells BC
Micro
Cells BC
21
Write – loads Micro
cell
Flip-Flops
Mask
22
Blocks writing to the
Micro
Cells AB
Output Micro
Cells AB
Mask
23
Blocks writing to the
Micro
Cells BC
Output Micro
Cells BC
Flash Protection
C0
Read only – Flash Sector
Protection
Flash Boot
Read only – PSD Security
Protection
C2
and Flash Boot Sector
Protection
JTAG Enable
C7
Enables JTAG Port
PMMR0
B0
Power Management
Register 0
PMMR2
B4
Power Management
Register 2
Page
E0
Page Register
Places PSD memory
VM
E2
areas in Program and/or
Data space on an
individual basis.
Table 7. Register Address Offset
*Other registers that are not part of the I/O ports.
相關(guān)PDF資料
PDF描述
PSD835G2V-B-90MI Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835G2V-B-90U Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835G2V-B-90UI Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835G2V-C-12B81I Configurable Memory System on a Chip for 8-Bit Microcontrollers
PSD835G2V-C-12M Configurable Memory System on a Chip for 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSD833F2-90J 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD833F2-90JI 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD833F2-90M 功能描述:SPLD - 簡單可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24
PSD833F2-90MI 功能描述:CPLD - 復(fù)雜可編程邏輯器件 5.0V 1M 90ns RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
PSD834F2-15M 制造商:STMicroelectronics 功能描述:Flash In-System Programmable Peripherals 52-Pin PQFP