- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382376 > PC7410M16 PC7410M16 [Updated 12/02. 35 Pages] PDF資料下載
參數(shù)資料
| 型號： | PC7410M16 |
| 英文描述： | PC7410M16 [Updated 12/02. 35 Pages] |
| 中文描述： | PC7410M16 [更新12/02。 35頁] |
| 文件頁數(shù)： | 3/35頁 |
| 文件大小： | 361K |
| 代理商： | PC7410M16 |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
3
PC7410M16
2183A–HIREL–12/02
This section summarizes features of the PC7410M16’s implementation of the PowerPC
architecture. Major features of the PC7410M16 are as follows:
Branch Processing Unit
–
Four instructions fetched per clock
–
One branch processed per cycle (plus resolving two speculations)
–
Up to one speculative stream in execution, one additional speculative stream
in fetch
–
512-entry branch history table (BHT) for dynamic prediction
–
64-entry, 4-way set associative branch target instruction cache (BTIC) for
eliminating branch delay slots
Dispatch Unit
–
Full hardware detection of dependencies (resolved in the execution units)
–
Dispatch two instructions to eight independent units (system, branch,
load/store, fixed-point unit 1, fixed-point unit 2, floating-point, AltiVec
permute, AltiVec ALU)
–
Serialization control (predispatch, postdispatch, execution serialization)
Decode
–
Register file access
–
Forwarding control
–
Partial instruction decode
Completion
–
8-entry completion buffer
–
Instruction tracking and peak completion of two instructions per cycle
–
Completion of instructions in program order while supporting out-of-order
instruction execution, completion serialization and all instruction flow
changes
Fixed-point Units (FXUs) that Share 32 GPRs for Integer Operands
–
Fixed-point unit 1 (FXU1) — multiply, divide, shift, rotate, arithmetic, logical
–
Fixed-point unit 2 (FXU2) – shift, rotate, arithmetic, logical
–
Single-cycle arithmetic, shifts, rotates, logical
–
Multiply and divide support (multi-cycle)
–
Early out multiply
Three-stage Floating-point Unit and a 32-entry FPR File
–
Support for IEEE-754 standard single- and double-precision floating-point
arithmetic
–
Three-cycle latency, one-cycle throughput (single or double precision)
–
Hardware support for divide
–
Hardware support for denormalized numbers
–
Time deterministic non-IEEE mode
System Unit
–
Executes CR logical instructions and miscellaneous system instructions
–
Special register transfer instructions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC74HC594P | 8-bit shift register with output register |
| PC74HC594T | 8-bit shift register with output register |
| PC74HCT594P | AMT 2 PORT 1/0-14 SINGLE SIDED CONN |
| PC74HCT594T | 8-bit shift register with output register |
| PC74HCT14 | 10-to-4 line priority encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC7410MG400LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG400NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG500LE | 制造商:e2v Aerospace & Defense 功能描述:MPU 7410 RISC 64-Bit 0.18um 500MHz 1.8V/2.5V/3.3V 360-Pin CBGA 制造商:e2v technologies 功能描述:PC7410MG500LE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。