- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382376 > PC7410M16 PC7410M16 [Updated 12/02. 35 Pages] PDF資料下載
參數(shù)資料
| 型號： | PC7410M16 |
| 英文描述： | PC7410M16 [Updated 12/02. 35 Pages] |
| 中文描述： | PC7410M16 [更新12/02。 35頁] |
| 文件頁數(shù)： | 18/35頁 |
| 文件大?。?/td> | 361K |
| 代理商： | PC7410M16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
18
PC7410M16
2183A–HIREL–12/02
9. According to the 60x bus protocol, ABB and DBB are driven only by the currently active bus master. They are asserted low
then precharged high before returning to high-Z as shown in Figure 6. The nominal precharge width for ABB or DBB is 0.5 x
t
SYSCLK
, i.e., less than the minimum t
SYSCLK
period, to ensure that another master asserting ABB, or DBB on the following
clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid
time is tested for precharge. The high-Z behavior is guaranteed by design.
10. According to the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately fol-
lowing AACK. Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting
it low in the first clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle
after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 t
SYSCLK
; i.e., it should be high-Z as shown in Fig-
ure 6 before the first opportunity for another master to assert ARTRY. Output valid and output hold timing are tested for the
signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
11. Guaranteed by design and not tested.
12. Output hold time characteristics can be altered by the use of the L2_TSTCK pin during system reset, similar to L2 output
hold being altered by the use of bits [14-15] in the L2CR register. Information on the operation of the L2_TSTCLK will be
included in future revisions of this specification.
Figure 6.
Input/Output Timing Diagram
t
IVKH
t
IXKH
t
KHOV
t
KHOX
t
KHOE
t
KHOZ
t
KHTSV
t
KHTSV
t
KHTSX
t
KHABPZ
t
KHARV
t
KHARV
t
KHARPZ
t
KHARP
t
KHARX
VM = Midpont Voltage (OV
DD
/2)
SYSCLK
All Inputs
VM
VM
VM
All Outputs
(except TS, ABB,
ARTRY, DBB)
TS,
ABB/AMON[0],
DBB/DMON[0]
All Outputs
(except TS, ABB,
ARTRY, DBB)
ARTRY,
SHD0,
SHD1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC74HC594P | 8-bit shift register with output register |
| PC74HC594T | 8-bit shift register with output register |
| PC74HCT594P | AMT 2 PORT 1/0-14 SINGLE SIDED CONN |
| PC74HCT594T | 8-bit shift register with output register |
| PC74HCT14 | 10-to-4 line priority encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC7410MG400LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG400NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 400MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450LE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG450NE | 制造商:e2v technologies 功能描述:MPU 7410 RISC 64BIT 0.18UM 450MHZ 1.8V/2.5V/3.3V 360CBGA - Trays |
| PC7410MG500LE | 制造商:e2v Aerospace & Defense 功能描述:MPU 7410 RISC 64-Bit 0.18um 500MHz 1.8V/2.5V/3.3V 360-Pin CBGA 制造商:e2v technologies 功能描述:PC7410MG500LE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。