- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383724 > ORT4622 Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver PDF資料下載
參數(shù)資料
| 型號： | ORT4622 |
| 英文描述： | Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver |
| 中文描述： | 現(xiàn)場可編程系統(tǒng)芯片（促進(jìn)文化基金）四通道x 622 Mbits /秒背板收發(fā)器 |
| 文件頁數(shù)： | 66/90頁 |
| 文件大?。?/td> | 1915K |
| 代理商： | ORT4622 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
ORCAORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Preliminary Data Sheet
March 2000
66
L Lucent Technologies Inc.
Pin Information
(continued)
Table 41. Embedded Core/FPGA Interface Signal Description
(continued)
Pin Name
I/O
Description
toh_rxd
rx_toh_ck_en
rx_toh_fp
toh_ck_fp_en
I
I
I
I
TOH serial link for receiver D.
RX TOH serial link clock enable.
RX TOH serial link frame pulse.
A soft register bit available to enable RX TOH clock and frame
pulse.
RX TOH enable, soft register. "AND" output of resistor channel
A enable and hi-z control of TOH data output A.
CPU interface data bus.
CPU interface data bus.
CPU interface address bus.
CPU interface read/write.
Chip select.
Interrupt.
System frame pulse for transmitter section.
Line frame pulse for receiver section.
System clock (77.76 MHz).
Protection switching control signal.
Protection switching control signal.
During powerup and FPGA configuration sequence, the
core_ready is held low. At the end of FPGA configuration, the
core_ready will be held low for six clock (sys_clk) cycles and
then go active-high. Flag indicates that the embedded core is
out of its reset state.
The alignment FIFO synchronizes and locates the data frames
and outputs an optimal frame pulse for the four arriving data
streams.
77.76 MHz recovered clock for channel A.
77.76 MHz recovered clock for channel B.
77.76 MHz recovered clock for channel C.
77.76 MHz recovered clock for channel D.
Bit stream selection for microprocessor interface selection.
A 0 indicates the microprocessor interface on the core side is
selected. A 1 selects the CPU interface from the FPGA side.
toh_en_a
I
cpu_data_tx<7:0>
cpu_data_rx<7:0>
cpu_addr<6:0>
cpu_rd_wr_n
cpu_cs_n
cpu_int_n
sys_fp
line_fp
fpga_sysclk
prot_sw_a
prot_sw_c
core_ready
O
I
O
O
O
I
O
O
I
O
O
I
fifosync_fp
I
cdr_clk_a
cdr_clk_b
cdr_clk_c
cdr_clk_d
rb_mp_sel
I
I
I
I
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ort551 | Reed Switch(舌簧開關(guān)) |
| ord2210v | Reed Switch(舌簧開關(guān)) |
| ord2210 | Reed Switch(舌簧開關(guān)) |
| ord211 | Reed Switch(舌簧開關(guān)) |
| ord2211 | Reed Switch(舌簧開關(guān)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORT4622BC432-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| ORT551 | 制造商:Hasco Components International Corp 功能描述: |
| ORT551(1315) | 制造商:OKI Semiconductor 功能描述: |
| ORT551/10-15 AT | 功能描述:磁性/簧片開關(guān) 1 Form C 14mm AT 1015 OKI RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk |
| ORT551-1/10-15 AT | 功能描述:磁性/簧片開關(guān) 1 Form C 14mm AT1015 Formed Ld OKI RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。