參數(shù)資料
型號(hào): ORT4622
英文描述: Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
中文描述: 現(xiàn)場(chǎng)可編程系統(tǒng)芯片(促進(jìn)文化基金)四通道x 622 Mbits /秒背板收發(fā)器
文件頁(yè)數(shù): 35/90頁(yè)
文件大小: 1915K
代理商: ORT4622
Lucent Technologies Inc.
Lucent Technologies Inc.
35
Preliminary Data Sheet
March 2000
ORCA ORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Memory Map
(continued)
Table 10. Memory Map Bit Descriptions
* The error insertion is based on a rising edge detector. As such, the control must be set to value 0 before trying to initiate a second A1/A2
corruption.
The error insertion is based on a rising edge detector. As such, the control must be set to value 0 before trying to initiate a second B1
corruption.
Powerup Sequencing for ORT4622 Device
ORCA Series ORT4622 device uses two power supplies: one to power the device I/Os and the ASIC core (V
DD
),
which is set to 3.3 V for 3.3 V operation and 5 V tolerance on input pins, and another supply for the internal FPGA
logic (V
DD
2), which is set to 2.5 V. It is understood that many users will derive the 2.5 V core logic supply from a 3.3
V power supply, so the following recommendations are made for the powerup sequence of the supplies and allow-
able delays between power supplies reaching stable voltages. In general, both the 3.3 V and the 2.5 V supplies
should ramp-up and become stable as close together in time as possible. There is no delay requirement if the
V
DD
2
(2.5 V) supply becomes stable prior to the V
DD
(3.3 V) supply. There is a delay requirement imposed if the V
DD
supply becomes stable prior to the V
DD
2 supply. The requirement is that the V
DD
2 (2.5 V) supply transition from
0 V to 2.3 V within 15.7 ms if the V
DD
(3.3 V) supply is already stable at a minimum of 3.0 V. If the V
DD
supply has
not yet reached 3.0 V when the V
DD
2 supply has reached 2.3 V, then the requirement is that the V
DD
2 supply
reach a minimum of 2.3 V within 15.7 ms of when the V
DD
supply reaches 3.0 V. If the chosen power supplies can-
not meet this delay requirement, it is always possible to hold off configuration of the FPGA by asserting INIT or
PRGM until the V
DD
2 supply has reached 2.3 V. This process eliminates any power supply sequencing issues.
Bit/Register Name(s
)
Bit/ Register
Location (hex)
Register
Type
Default
Value
(hex)
Description
Channel Register Block (Channel A, Channel B, Channel C, Channel D)
(continued)
ES overflow flags 12, 9, 6, 3
ES overflow flags 11, 8, 5, 2, 10, 7, 4, 1
enable/mask register 12, 9, 6, 3
enable/mask register 11, 8, 5, 2, 10, 7, 4, 1
31, 49, 61, 79 [7:0]
LVDS link B1 parity error counter
32, 4a, 62, 7a [7:0]
LOF counter
33, 4b, 63, 7b [7:0]
A1/A2 frame error counter
34, 4c, 64, 7c [7:0]
2e, 46, 5e, 76 [7:0]
2f, 47, 5f, 77 [3:0]
30, 48, 60, 78 [7:0]
4’h0
8’h00
4’h0
8’h00
8’h00
8’h00
8’h00
These are the elastic store overflow
alarm flags.
counter
counter
counter
7-bit count + overflow-reset on read.
7-bit count + overflow-reset on read.
7-bit count + overflow-reset on read.
相關(guān)PDF資料
PDF描述
ort551 Reed Switch(舌簧開關(guān))
ord2210v Reed Switch(舌簧開關(guān))
ord2210 Reed Switch(舌簧開關(guān))
ord211 Reed Switch(舌簧開關(guān))
ord2211 Reed Switch(舌簧開關(guān))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT4622BC432-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT551 制造商:Hasco Components International Corp 功能描述:
ORT551(1315) 制造商:OKI Semiconductor 功能描述:
ORT551/10-15 AT 功能描述:磁性/簧片開關(guān) 1 Form C 14mm AT 1015 OKI RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk
ORT551-1/10-15 AT 功能描述:磁性/簧片開關(guān) 1 Form C 14mm AT1015 Formed Ld OKI RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk