參數(shù)資料
型號(hào)： ORT4622
英文描述： Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver
中文描述： 現(xiàn)場(chǎng)可編程系統(tǒng)芯片（促進(jìn)文化基金）四通道x 622 Mbits /秒背板收發(fā)器
文件頁(yè)數(shù)： 16/90頁(yè)
文件大小： 1915K
代理商： ORT4622
16
Lucent Technologies Inc.
ORCAORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Preliminary Data Sheet
March 2000
Backplane Transceiver Core Detailed
Description
(continued)
Transport Overhead for In Band Communication
The TOH byte can be used for In Band configuration,
service, and management since it is carried along the
same channel as data. In ORT4622, In Band signaling
can be efficiently utilized, since the total cost of over-
head is only 3.3%.
Transport Overhead Insertion (Serial Link)
The TOH serial links are used to insert TOH bytes into
the transmit data. The transmit TOH data and
TOH_CLK_EN get retimed by TOH_CLK in order to
meet setup and hold specifications of the device.
The retimed TOH data is shifted into a 288-bit (36-byte
by 8-bit) shift register and then multiplexed as an 8-bit
bus to be inserted into the byte-wide data stream.
Insertion from these serial links or pass-through of
TOH from the byte-wide data is under software control.
Transport Overhead Byte Ordering
(FPGA to Backplane)
In the transparent mode, SPE and TOH data received
on parallel input bus is transferred, unaltered, to the
serial LVDS output. However, B1 byte of STS#1 is
always replaced with a new calculated value (the 11
bytes following B1 are replaced with all zeros). Also,
A1 and A2 bytes of all STS-1s are always regenerated.
TOH serial port in not used in the transparent mode of
operation.
In the TOH insert mode, SPE bytes are transferred,
unaltered, from the input parallel bus to the serial LVDS
output. On the other hand, TOH bytes are received
from the serial input port and are inserted in the STS-
12 frame before being sent to the LVDS output.
Although all TOH bytes from the 12 STS-1s are trans-
ferred into the device from each serial port, not all of
them get inserted in the frame. There are three hard-
coded exceptions to the TOH byte insertion:
I
Framing bytes (A1/A2 of all STS-1s) are not inserted
from the serial input bus. Instead, they can always be
regenerated.
I
Parity byte (B1 of STS#1) is not inserted from the
serial input bus. Instead, it is always recalculated
(the 11 bytes following B1 are replaced with all
zeros).
I
Pointer bytes (H1/H2/H3 of all STS-1s) are not
inserted from the serial input bus. Instead, they
always flow transparently from parallel input to LVDS
output.
In addition to the above hard-coded exceptions, the
source of some TOH bytes can be further controlled by
software. When configured to be in pass-through
mode, the specific bytes must flow transparently from
the parallel input. Note that blocks of 12 STS-1 bytes
forming an STS-12 are controlled as a whole. There
are 15 software controls per channel, as listed below:
I
Source of K1 and K2 bytes of the 12 STS-1s
(24 bytes) is specified by a control bit (per channel
control).
I
Source of S1 and M0 bytes of the 12 STS-1s
(24 bytes) is specified by a control bit (per channel
control).
I
Source of E1, F1, E2 bytes of the STS-1s (36 bytes)
is specified by a control it (per channel control).
I
Source of D1 bytes of the STS-1s (12 bytes) is spec-
ified by a control bit (per channel control).
I
Source of D2 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D3 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D4 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D5 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D6 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D7 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D8 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D9 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D10 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D11 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
I
Source of D12 bytes of the 12 STS-1s (12 bytes) is
specified by a control bit (per channel control).
TOH reconstruction is dependent on the transmitter
mode of operation. In the transparent mode of opera-
tion, TOH bytes on LVDS output are as shown in Table
3.
相關(guān)PDF資料
PDF描述
ort551 Reed Switch(舌簧開(kāi)關(guān))
ord2210v Reed Switch(舌簧開(kāi)關(guān))
ord2210 Reed Switch(舌簧開(kāi)關(guān))
ord211 Reed Switch(舌簧開(kāi)關(guān))
ord2211 Reed Switch(舌簧開(kāi)關(guān))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT4622BC432-DB 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT551 制造商:Hasco Components International Corp 功能描述:
ORT551(1315) 制造商:OKI Semiconductor 功能描述:
ORT551/10-15 AT 功能描述:磁性/簧片開(kāi)關(guān) 1 Form C 14mm AT 1015 OKI RoHS:否 制造商:MEDER electronic (Standex) 開(kāi)關(guān)類(lèi)型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類(lèi)型: 顏色: 端接類(lèi)型:Axial 封裝:Bulk
ORT551-1/10-15 AT 功能描述:磁性/簧片開(kāi)關(guān) 1 Form C 14mm AT1015 Formed Ld OKI RoHS:否 制造商:MEDER electronic (Standex) 開(kāi)關(guān)類(lèi)型:Reed 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類(lèi)型: 顏色: 端接類(lèi)型:Axial 封裝:Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*