- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT90812 (Mitel Networks Corporation) Integrated Digital Switch (IDX)(集成數(shù)字開關) PDF資料下載
參數(shù)資料
| 型號： | MT90812 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Integrated Digital Switch (IDX)(集成數(shù)字開關) |
| 中文描述： | 綜合數(shù)字交換機（IDX的）（集成數(shù)字開關） |
| 文件頁數(shù)： | 8/105頁 |
| 文件大?。?/td> | 334K |
| 代理商： | MT90812 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
MT90812
viii
9.0
Timing and Clock Control.............................................................................................24
9.1
9.2
Input Timing Reference..........................................................................................................................25
Serial Data Interface Timing...................................................................................................................26
9.2.1
Local Streams, STi/o0 and STi/o1.................................................................................................. 26
9.2.2
Expansion Bus, EST0/1.................................................................................................................. 26
9.2.3
HMVIP Frame Alignment................................................................................................................ 26
9.2.4
Output Clock and Frame Pulse Signals.......................................................................................... 26
9.2.5
Selecting Timing from the Input Clock Reference or from the PLL ................................................ 27
9.3
Phase Lock Loop (PLL)..........................................................................................................................27
9.3.1
Master and Slave PLL Modes ........................................................................................................ 28
9.4
Watchdog Timer.....................................................................................................................................28
9.5
C8P Pin Timing Source..........................................................................................................................29
9.5.1
Clock Oscillator............................................................................................................................... 29
9.5.2
Crystal Oscillator ............................................................................................................................ 29
10.0 D-Channel Signalling Support .....................................................................................30
11.0 D-Channel Basic Receive Transmit Block...................................................................30
11.1 Receiver Operation ................................................................................................................................31
11.1.1
Receiver Interrupt Handling............................................................................................................ 32
12.0 Transmitter Operation...................................................................................................33
12.1 Transmitter Interrupt Handling................................................................................................................34
13.0 HDLC Resource Allocator Module...............................................................................34
13.1 General Description of MT90812 and Shared HDLC Configuration.......................................................35
13.2 Connection to MT8952 HDLC Controller and MT9171/72B DNIC.........................................................35
13.2.1
Connection to MT8952B HDLC Controller ..................................................................................... 35
13.2.2
Connection to MT9171/72B DNIC.................................................................................................. 36
13.2.3
Data Stream Flow........................................................................................................................... 36
13.3 TX Control..............................................................................................................................................37
13.3.1
Generation of TxCEN..................................................................................................................... 37
13.3.2
End of the Transmission of a Packet.............................................................................................. 38
13.3.3
TX and RX Handshaking................................................................................................................ 38
13.3.4
Merging of D and C-channels......................................................................................................... 39
14.0 RX Control......................................................................................................................39
14.1 RX Circuit Functions...............................................................................................................................39
14.1.1
Generation of RxCEN..................................................................................................................... 40
14.1.2
Dedicated Receive Mode ............................................................................................................... 40
14.1.3
Multiplexed Receive Mode ............................................................................................................. 40
14.1.4
Auto-hunt Monitoring...................................................................................................................... 40
14.1.5
CTS Generation.............................................................................................................................. 41
14.1.6
Circumstances When Monitoring a Channel is Stopped................................................................ 41
相關PDF資料 |
PDF描述 |
|---|---|
| MT90840AK | Distributed Hyperchannel Switch |
| MT90840AP | Distributed Hyperchannel Switch |
| MT9085B | PAC - Parallel Access Circuit(并行存取電路) |
| MT9092 | Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) |
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90812AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays |
| MT90812AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH |
| MT90812AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX) |
| MT90812AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH |
| MT90812APR | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。