參數(shù)資料
型號(hào)： MT90812
廠(chǎng)商： Mitel Networks Corporation
英文描述： Integrated Digital Switch (IDX)(集成數(shù)字開(kāi)關(guān))
中文描述： 綜合數(shù)字交換機(jī)（IDX的）（集成數(shù)字開(kāi)關(guān)）
文件頁(yè)數(shù)： 44/105頁(yè)
文件大?。?/td> 334K
代理商： MT90812
MT90812
Advance Information
40
14.1.1
The RX circuit performs two functions. As with the TX circuit, it must generate the proper HDLC receive clock
enable signal (RxCEN). This signal has the same characteristics as TxCEN.
Generation of RxCEN
The RxCEN signal enables the HDLC receiver in the appropriate channel as specified by the system, via the
MT90812 microport. RxCEN is enabled for one to eight bits per channel per frame, depending upon the
selected baud rate, specified in HRA CTRL Register 1(HC1).
The desired active channel corresponding to a specific D-Channel is determined from either the Dedicated RX
Channel (DRX) bits in HRA CTRL Register 2 (HC2) or the Present Receive Channel (PRX) bits in HRA Status
registers in dedicated and multiplexed modes, respectively.
14.1.2
When the receiver is operated in Dedicated Receive mode, the Auto-hunt circuitry is ignored and the system
provides the channel number. Dedicated Receive mode is selected by setting DDRX bit in HRA CTRL Register
2 (HC2). When DDRX bit is set high it enables dedicated reception from the channel selected by the DRXi bits
in HRA CTRL Register 2 (HC2).
Dedicated Receive Mode
In Dedicated Receive mode RXCHNL and RXACT bits will be held high. The CTSACT bit will be held low,
disabling the CTS generator. These three status bits are in HRA Status 1 (HS1).
A write to the DRX bits will start RxCEN to be enabled for the channel specified as soon as the receiver
becomes inactive.The DRX bits are double buffered which allows the next receive channel to be specified at
any time, without a concern for whether the present receive packet is finished.
14.1.3
The primary function of the RX channel Auto-hunt circuit is to provide the RX circuit with the next receive
channel number. The Auto-hunt circuit has to interface with both the RX and TX circuits as described in Section
13.3.3. The main function of the Auto-hunt circuit is described in the following sections.
Multiplexed Receive Mode
14.1.4
The Auto-hunt circuit scans each of the 16 incoming D-Channels on stream STi1 to determine if any one of
them is requesting to send a packet to the system. The Auto-hunt circuit will scan the channels which are
enabled for receive activity. On reset, all 16 channels are locked out, and the system must specify which
channels are to be scanned for request-to-send (RTS) flags. The two HRA Lockout registers described in
Section 22.30 and Section 22.31 are used to specify the channels. The Auto-hunt circuit will stop monitoring a
channel for flags in three other circumstances which are described in Section 14.1.6.
Auto-hunt Monitoring
The HDLC flag control character '01111110', (7E
HEX
), is used to indicate an RTS to the system. For each D-
Channel which is not disabled, the Auto-hunt circuit monitors during the appropriate bit times for flags. If a flag
is undetected after 15 consecutive bit times on the currently scanned D-Channel, the Auto-hunt circuit moves
to the next channel. The amount of time required to accumulate 15 “consecutive” bits is dependent on the
selected baud rate; for a 16K baud rate, each non-disabled-channel is monitored for up to eight frames before
being rejected. This hunt sequence continues until a flag is detected, at which point the scanning stops and the
FLAG bit is set high in the HRA Status register.
Scanning for flags, at least until an RTS is actually detected, is independent of RX circuit activity or inactivity.
The Auto-hunt circuitry cycles endlessly through all available (non-disabled) channels, listening for a
peripheral's request to send. The more channels there are with RTS, the faster the Auto-hunt circuit finds the
next receive channel number, thereby keeping the receiver inactive time to a minimum.
At the start of receiving a packet the RX circuit will latch the NRX channel number, clearing the FLAG bit, and
moving the Auto-hunt circuit on to begin scanning the next potential receive channel.
相關(guān)PDF資料
PDF描述
MT90840AK Distributed Hyperchannel Switch
MT90840AP Distributed Hyperchannel Switch
MT9085B PAC - Parallel Access Circuit(并行存取電路)
MT9092 Digital Telephone with HDLC(數(shù)字電話(huà)（帶高階數(shù)據(jù)鏈路控制HDLC）)
MT9092 ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90812AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays
MT90812AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH
MT90812AP 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX)
MT90812AP1 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH
MT90812APR 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*