- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT90812 (Mitel Networks Corporation) Integrated Digital Switch (IDX)(集成數(shù)字開關) PDF資料下載
參數(shù)資料
| 型號： | MT90812 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Integrated Digital Switch (IDX)(集成數(shù)字開關) |
| 中文描述： | 綜合數(shù)字交換機（IDX的）（集成數(shù)字開關） |
| 文件頁數(shù)： | 28/105頁 |
| 文件大?。?/td> | 334K |
| 代理商： | MT90812 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
MT90812
Advance Information
24
8.2
Constant Delay Mode (CST bit=1)
In Constant Delay mode, channel integrity is maintained by making use of a multiple Data Memory buffer
technique. The input channels written in any of the buffers during frame N will be read out during frame N+2.
Table 8 lists the throughput delay for Constant Delay mode for all combinations of source and destination
streams.
Table 8 - Throughput Delay for Constant Delay Mode
Notes: t.s. = time-slot. t.s
. =2Mb/s t.s. = 3.9 us. t.s
. =4Mb/s t.s.=1.95 us. t.s
.=8Mb/s t.s.=0.975 us.
Delays are measured in timeslots and at the point in time from when the input channel is completely shifted in and when the output
channel is completely shifted out.
8.3
Delays in Conferencing
In a conference the data is read from Data Memory and transferred to the conference block as in constant
delay mode, with a 2 frame delay. If the incoming data is in frame N, then within the first half of frame N+2 the
conference output is calculated and stored in the conference output locations in Data Memory. The conference
output data is then switched to the outgoing data channel in Minimum Delay mode.
The minimum delay possible in a conference is one frame + two 2Mb/s-timeslots = 34 2Mb/s-timeslots. The
maximum delay possible is approximately 2 frames + 1.5 frames + two 2Mb/s-timeslots = 82 2Mb/s-timeslots.
9.0
Timing and Clock Control
The MT90812 clock control circuitry selects one of five possible input clock and frame pulse references. The
input clock can be either 4.092, 8.192, or 16.384 MHz as described in Section 9.1, “Input Timing Reference”.
Fig. 16 shows the Clock Control Functional diagram. The clock control circuitry provides an internal master
clock of 8.192 MHz, generates 2.048, 4.096, 8.192, and 10.24 MHz output clocks, F4 and F8 frame pulse
signals, as well as the serial interface timing for STi/o0, STi/o1 and EST0/1 serial streams. These signals are
either generated directly from the input clock source or from an on-chip analog PLL.
The on-chip analog PLL may be used to generate 2.048, 4.096, 8.192, and 10.24 MHz clocks. The PLL
operates in Master and Slave modes. Master mode provides more jitter attenuation while Slave mode
minimizes Phase delay. The PLL can provide the required 4.096 and 10.24 MHz clocks (C4 and C10) to be
supplied to the MT9171/72 DNIC devices. The C4 and C10 clocks meet the requirement that they be frequency
locked and maintain a jitter of less than or equal to 15ns with respect to each other, while maintaining at least
40/60 duty cycle for C10o. Refer to Section 9.3.1, “Master and Slave PLL Modes”.
Source and Destination streams
Input channel, n,
range
Output channel,
m, range
Throughput Delay
Sti0/1 -> Sto0/1
0-31
0-31
2x32-(n-m) t.s
2
.
2x32-(n-m) t.s
2
.
2x64-(n-m) t.s
4
.
2x128-(n-m) t.s
8
.
2x32-(n-m) t.s
2
.
2x64-(2n-m) t.s
4
.
2x128-(4n-m) t.s
8
.
2x32-(n-m) t.s
2
.
2x64-(n-2m) t.s
4
.
2x128-(n-4m) t.s
8
.
Est0/1 -> Est0/1 2.048 Mb/s
0-31
0-31
Est0/1 -> Est0/1 4.096 Mb/s
0-64
0-64
Est0/1 -> Est0/1 8.192 Mb/s
0-127
0-127
Sti0/1 -> Est0/1 2.048 Mb/s
0-31
0-31
Sti0/1 -> Est0/1 4.096 Mb/s
0-31
0-64
Sti0/1 -> Est0/1 8.192 Mb/s
0-31
0-127
Est0/1 2.048 Mb/s -> Sti0/1
0-31
0-31
Est0/1 4.096 Mb/s -> Sti0/1
0-64
0-31
Est0/1 8.192 Mb/s -> Sti0/1
0-127
0-31
相關PDF資料 |
PDF描述 |
|---|---|
| MT90840AK | Distributed Hyperchannel Switch |
| MT90840AP | Distributed Hyperchannel Switch |
| MT9085B | PAC - Parallel Access Circuit(并行存取電路) |
| MT9092 | Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) |
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT90812AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays |
| MT90812AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH |
| MT90812AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX) |
| MT90812AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH |
| MT90812APR | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。