參數(shù)資料
型號(hào)： MT90812
廠商： Mitel Networks Corporation
英文描述： Integrated Digital Switch (IDX)(集成數(shù)字開關(guān))
中文描述： 綜合數(shù)字交換機(jī)（IDX的）（集成數(shù)字開關(guān)）
文件頁(yè)數(shù)： 36/105頁(yè)
文件大?。?/td> 334K
代理商： MT90812
MT90812
Advance Information
32
will specify whether the received data will have a parity bit and consequently the receiver will perform a parity
check on the received data.
In FLI Mode, the start and stop bits and the parity bit can be enabled or disabled with the SE and PE bits in the
DRXC Control register, respectively. With the start and stop bits enabled, the start of the message is identified
by the first ‘0’ received after the DBR is enabled. When the start and stop bits are disabled, no parity check will
be performed (regardless of the status of PE bit) and the data will be transferred from the incoming TDM
stream to the RX FIFO following the RX being enabled.
Figure 22 - Data Flow for D-channel Receiver
11.1.1
There are four interrupts associated with the D-channel Receiver. They are listed in Table 11.
Receiver Interrupt Handling
Table 11 - D-Channel Receive Interrupts
The DREE and DRXE bits in the “Interrupt Enable Register (INTE)” on page 57 enable/disable the above
interrupts.
The main difference in MLI and FLI modes is in determining when the interrupt occurs. In MLI mode the
interrupt occurs when the full message has been received. In FLI mode the interrupt occurs when the number
of bytes in the FIFO equals the trigger level. The “D-Channel Receive Interrupt Threshold (DRXIT)” register is
used to program when an interrupt occurs for either MLI or FLI Mode. In the latter mode, the interrupt is to
indicate that the FIFO level is attained and not necessarily the end of the message. In the former mode, the
interrupt solely indicates the end of the message.
As listed in Table 11 an interrupt is also triggered when one of the following error conditions occurs:
The RX FIFO is full and the next byte of data has been received and is to be transferred to the FIFO
then the overrun status bit is set and an interrupt occurs (RX overrun error).
Interrupts
Register
Reference Page
Description
DRX
INTS
page 56
D-Channel Receive Message Length or FIFO Level
interrupt
DRE
INTS
page 56
D-Channel Receive FIFO Error. Status of error in DCHS
register.
OE
DRXS
page 68
Receive Overrun Error
PE
DRXS
page 68
Receive Parity Error
SE
DRXS
page 68
Receive Stop Bit Error
Channel m
Data Memory
RX FIFO
Channel m
DCHin CM 70H
DSTI
DRXOUT = 43
HEX
Control Registers
Uport Read
Serial to Parallel
RX
DBRX
相關(guān)PDF資料
PDF描述
MT90840AK Distributed Hyperchannel Switch
MT90840AP Distributed Hyperchannel Switch
MT9085B PAC - Parallel Access Circuit(并行存取電路)
MT9092 Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）)
MT9092 ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT90812AL 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays
MT90812AL1 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH
MT90812AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX)
MT90812AP1 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH
MT90812APR 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*