- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT90812 (Mitel Networks Corporation) Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) PDF資料下載
參數(shù)資料
| 型號： | MT90812 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) |
| 中文描述： | 綜合數(shù)字交換機(jī)（IDX的）（集成數(shù)字開關(guān)） |
| 文件頁數(shù)： | 63/105頁 |
| 文件大?。?/td> | 334K |
| 代理商： | MT90812 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
Advance Information
MT90812
59
22.8
FSK Transmit Memory (FSKM)
The register is configured as follows:
A system write to the TX FIFO buffer is performed by addressing location 07
H
of the Control Register page. Up
to 20-bytes can be written to the FIFO. The length of the message is determined by the number of bytes written
to the FIFO. The FSK output is memory mapped to address 5F
H
as shown in Table 3 on page 14
Refer to “Frequency Shift Keying (FSK) Transmitter” on page 45.
22.9
Conference Overflow Status Register (CONFO)
The register is configured as follows:
This register is a read only register. When a conference overflow occurs the Conference overflow bit in the
Interrupt register will be set and the conference ID will be stored in this register. The conference ID will be that
of the conference which had an accumulator overflow. The Conference ID corresponds to the Conference ID
numbers programmed in the Conference Party Control registers. Refer to Section 22.20.
The Conference ID in this register will not be updated again until it is reset. The register is reset following a
read of the register or resetting the conference block or MT90812 device.
Following an IRQ being asserted by the conference circuit, the INT would generally be read by the external uP.
Reading the Interrupt Status Register (INTS) will clear the Conference Overflow bit. Further conference
overflows do not trigger an interrupt until the conference overflow bit is cleared. The conference overflow
interrupt is maskable using the Interrupt Enable Register (INTE). The conference interrupt mask does not
disable updates of the CONFO register.
Write Address is: 007
H
Reset Value is: 00
H
Bit
Name
Description
7-0
D7-D0
TX FIFO buffer
. D7 is the MSB.
Read Address is: 008
H
Reset Value is: 00
H
Bit
Name
Description
7-3
unused
Unused
.
2-0
C2-C0
Conference ID number
. Valid conference ID numbers are:
001 = conference 1
010 = conference 2
011 = conference 3
100 = conference 4
101 = conference 5
7
6
5
4
3
2
1
0
D2
D1
D0
D4
D3
D7
D6
D5
7
6
5
4
3
2
1
0
C2
C1
C0
-
-
-
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90840AK | Distributed Hyperchannel Switch |
| MT90840AP | Distributed Hyperchannel Switch |
| MT9085B | PAC - Parallel Access Circuit(并行存取電路) |
| MT9092 | Digital Telephone with HDLC(數(shù)字電話（帶高階數(shù)據(jù)鏈路控制HDLC）) |
| MT9092 | ISO2-CMOS ST-BUS⑩ FAMILY Digital Telephone with HDLC (HPhone-II) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90812AL | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays |
| MT90812AL1 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 64MQFP - Trays 制造商:Microsemi Corporation 功能描述:PB FREE INTEGRATED DIGITAL SWITCH |
| MT90812AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:Integrated Digital Switch (IDX) |
| MT90812AP1 | 制造商:Zarlink Semiconductor Inc 功能描述:SWIT FABRIC 192 X 192 16.384MBPS 5V 68PLCC /BAKE/DRYPACK - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:INTEGRATED DIGITAL SWCH |
| MT90812APR | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 192 X 192/64 X 64 1.048GBPS 5V 68PLCC - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。