- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358933 > LPC47B27X (SMSC Corporation) Round, Jacket Mass-Terminated Cable, 3659/26 28 AWG, .050 (1.27) PDF資料下載
參數(shù)資料
| 型號： | LPC47B27X |
| 廠商： | SMSC Corporation |
| 英文描述： | Round, Jacket Mass-Terminated Cable, 3659/26 28 AWG, .050 (1.27) |
| 中文描述： | 100引腳增強型超的I / O LPC接口控制器 |
| 文件頁數(shù)： | 12/196頁 |
| 文件大?。?/td> | 1200K |
| 代理商： | LPC47B27X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
SMSC LPC47B27x
- 12 -
Rev. 08-10-04
DATASHEET
DESCRIPTION OF PIN FUNCTIONS
TOTAL
SYMBOL
PIN
No./
QFP
NAME
BUFFER
TYPE
BUFFER TYPE
PER
FUNCTION
(NOTE 1)
NOTE
S
41
General Purpose I/O /
P17
General Purpose I/O /
P16 /nDS1
1
GP20/P17
IO8
(I/O8/OD8)/
IO8
(I/O12/OD12)/
IO12/(O12/
OD12)
(I/O12/
OD12)/IO12/
(O12/OD12)
(I/O8/OD8)
42
1
GP21 /P16/
nDS1
IO12
43
General Purpose I/O /
P12/nMTR1
1
GP22 /P12/
nMTR1
IO12
45
General Purpose I/O /
System Option
General Purpose I/O
/MIDI_IN
General Purpose I/O
/MIDI_OUT
General Purpose I/O
/SMI Output
General Purpose I/O /
LED
General Purpose I/O /
LED
General Purpose I/O /
Power Management
Event
General Purpose I/O
/Device Disable Reg.
Control / FDC on
Parallel Port
1
GP24
/SYSOPT
GP25
/MIDI_IN
GP26
/MIDI_OUT
GP27
/nIO_SMI
GP60 /LED1
IO8
9
46
1
IO8
(I/O8/OD8)/I
47
1
IO12
(I/O12/OD12)/
O12
(I/O12/OD12)/
OD12
(I/O12/OD12)/
O12
(I/O12/OD12)/
O12
(I/O12/OD12)/
OD12
50
1
IO12
48
1
IO12
11
49
1
GP61 /LED2
IO12
11
17
1
GP42
/nIO_PME
IO12
28
1
GP43/DDRC
/FDC_PP
IO8
(I/O8/OD8)/I/I
Note: The "n" as the first letter of a signal name indicates an "Active Low" signal.
Note 1: Buffer types per function on multiplexed pins are separated by a slash “/”. Buffer types in parenthesis
represent multiple buffer types for a single pin function.
Note 2: The nLPCPD pin may be tied high. The LPC interface will function properly if the nPCI_RESET signal
follows the protocol defined for the nLRESET signal in the “Low Pin Count Interface Specification”.
Note 3: If the 32kHz input clock is not used the CLKI32 pin must be grounded. There is a bit in the configuration
register at 0xF0 in Logical Device A that indicates whether or not the 32kHz clock is connected. This bit
determines the clock source for the fan tachometer, LED and “wake on specific key” logic. Set this bit to ‘1’
if the clock is not connected.
Note 4. The fan control pins (FAN1 and FAN2) come up as outputs and low following a VCC POR and Hard Reset.
Note 5: The IRTX pins (IRTX2/GP35 and GP53/TXD2) are driven low when the part is powered by VTR (VCC=0V
with VTR=3.3V). The IRTX2/GP35 pin will remain low following a power-up (VCC POR) until serial port 2 is
enabled by setting the activate bit, at which time the pin will reflect the state of the IR transmit output of the
IRCC block. The GP53/TXD2 pin will remain low following a VCC POR until the TXD2 function is selected
for the pin and serial port is enabled by setting the activate bit, at which time the pin will reflect the state of
the IR transmit output of the IRCC block (if IR is enabled).
Note 6: The “activate” bit for the CIrCC is reset by VTR POR only. The V
CC
power-up default for this pin is Logic “0” if the
IRTX2 function is programmed on the GPIO.
Note 7: The “activate” bit for Serial Port 2 is reset by VTR POR only. The V
CC
power-up default for this pin is Logic “0” if
the TXD2 function is programmed on the GPIO.
Note 8: VTR can be connected to VCC if no wakeup functionality is required.
Note 9: The GP24 /SYSOPT pin requires an external pulldown resistor to put the base IO address for configuration
at 0x02E. An external pullup resistor is required to move the base IO address for configuration to 0x04E.
Note 10: External pullups must be placed on the nKBDRST and A20M pins. These pins are GPIOs that are inputs
after an initial power-up (VTR POR). If the nKBDRST and A20M functions are to be used, the system must
ensure that these pins are high. See Section “Pins That Require External Pullup Resistor”.
Note 11: The LED pins are powered by VTR so that the LEDs can be controlled when the part is under VTR power
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47B34X | 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications |
| LPC47B37X | 100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications |
| LPC47M14X-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
| LPC47M14Y-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
| LPC47M14Z-NC | 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47B34X | 制造商:SMSC 制造商全稱:SMSC 功能描述:128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications |
| LPC47B351-NC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LPC47B357-NC | 制造商:SMSC 功能描述:ELECTRONIC COMPONENT |
| LPC47B373QFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LPC47B373QFP WAF | 制造商:SMSC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。