參數(shù)資料
型號(hào): LPC47B27X
廠商: SMSC Corporation
英文描述: Round, Jacket Mass-Terminated Cable, 3659/26 28 AWG, .050 (1.27)
中文描述: 100引腳增強(qiáng)型超的I / O LPC接口控制器
文件頁數(shù): 117/196頁
文件大?。?/td> 1200K
代理商: LPC47B27X
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁當(dāng)前第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
SMSC LPC47B27x
- 117 -
Rev. 08-10-04
DATASHEET
PME SUPPORT
The LPC47B27x offers support for power management events (PMEs). A power management event is
requested by a function via the assertion of the nIO_PME signal. In the LPC47B27x, the nIO_PME is
asserted by active transitions on the ring indicator inputs nRI1 and nRI2, valid NEC infrared remote
control frames, active keyboard-data edges, active mouse-data edges, programmable edges on GPIO
pins and fan tachometer event. The GP42/nIO_PME pin, when selected for the nIO_PME function, can
be programmed to be active high or active low via the polarity bit in the GP42 register. The output
buffer type of the pin can be programmed to be open-drain or push-pull via bit 7 of the GP42 register.
The nIO_PME pin function defaults to active low, open-drain output.
The PME functionality is controlled by the PME status and enable registers in the runtime registers
block, which is located at the address programmed in configuration registers 0x60 and 0x61 in Logical
Device A. The PME Enable bit, PME_EN, globally controls PME Wake-up events. When PME_EN is
inactive, the nIO_PME signal can not be asserted. When PME_EN is asserted, any wake source
whose individual PME Wake Enable register bit is asserted can cause nIO_PME to become asserted.
The PME_STS bit in the PME Wake Status register indicates that an enabled wake source has
occurred, and if the PME_EN bit is set, has asserted the nIO_PME signal. The PME Status bit is
asserted by active transitions of enabled PME Wake sources. PME_Status will become asserted
independent of the state of the global PME enable bit, PME_En.
The following pertains to the PME status bits for each event:
The output of the status bit for each event is combined with the corresponding enable bit to set the
PME status bit.
The status bit for any pending events must be cleared in order to clear the PME_STS bit. Status
bits are cleared on a write of ‘1’.
For the GPIO events, the polarity of the edge used to set the status bit and generate a PME is
controlled by the polarity bit of the GPIO control register. For non-inverted polarity (default) the status
bit is set on the low-to-high edge. If the EETI function is selected for a GPIO then both a high-to-low and
a low-to-high edge will set the corresponding PME status bits. Status bits are cleared on a write of ‘1’.
The P12 function also has a polarity select bit in Configuration Register 0xF0 in Logical Device 1.
The PME Wake registers also include status and enable bits for the fan tachometer input.
See the “Keyboard and Mouse PME Generation” section for information about using the keyboard and
mouse signals to generate a PME.
In the LPC47B27x the nIO_PME pin can be programmed to be an open drain, active low, driver. The
LPC47B27x nIO_PME pin is fully isolated from other external devices that might pull the nIO_PME
signal low; i.e., the nIO_PME signal is capable of being driven high externally by another active device
or pullup even when the LPC47B27x VCC is grounded, providing VTR power is active. The LPC47B27x
nIO_PME driver sinks 6mA at .55V max (see section 4.2.1.1 DC Specifications, page 122, in the PCI
Local Bus Specification, Revision 2.1).
The PME registers are run-time registers as follows. These registers are located in system I/O space at
an offset from PME_BLK, the address programmed in Logical Device A at registers 0x60 and 0x61.
The following registers are for GPIO wakeup events:
PME Wake Status 2 (PME_STS2), PME Wake Enable 2 (PME_EN2)
PME Wake Status 3 (PME_STS3), PME Wake Enable 3 (PME_EN3)
PME Wake Status 4 (PME_STS4), PME Wake Enable 4 (PME_EN4)
PME Wake Status 5 (PME_STS5), PME Wake Enable 5 (PME_EN5)
See PME register description in the Runtime Register Section.
Enabling SMI Events onto the PME Pin
There is a bit in the PME Status Register 3 to show the status of the internal “group” SMI signal in the
PME logic (if bit 5 of the SMI_EN2 register is set). This bit, DEVINT_STS, is at bit 3 of the PME_STS3
register. This bit is defined as follows:
相關(guān)PDF資料
PDF描述
LPC47B34X 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
LPC47B37X 100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications
LPC47M14X-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Y-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Z-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47B34X 制造商:SMSC 制造商全稱:SMSC 功能描述:128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
LPC47B351-NC 制造商:Rochester Electronics LLC 功能描述:- Bulk
LPC47B357-NC 制造商:SMSC 功能描述:ELECTRONIC COMPONENT
LPC47B373QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LPC47B373QFP WAF 制造商:SMSC 功能描述: