
SMSC LPC47B27x
- 165 -
Rev. 08-10-04
DATASHEET
UART Interrupt Operation
Table 71 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]
NAME
REG INDEX
Serial Port 2
Mode Register
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Bit[7:2] Reserved, set to zero
IR Option Register
Default = 0x02
on VCC POR,
VTR POR and
HARD RESET
Bit[2] Duplex Select
= 0
= 1
Bits[5:3] IR Mode
= 000
= 001
= 010
= 011
= 1xx
Bit[6] IR Location Mux
= 0
= 1
DEFINITION
STATE
C
0xF0 R/W
Bit[0] MIDI Mode
= 0
= 1
Bit[1] High Speed
= 0
= 1
MIDI support disabled (default)
MIDI support enabled
High Speed disabled(default)
High Speed enabled
0xF1 R/W
Bit[0] Receive Polarity
= 0
Active High (Default)
= 1
Active Low
Bit[1] Transmit Polarity
= 0
Active High
= 1
Active Low (Default)
Full Duplex (Default)
Half Duplex
Standard COM Functionality (Default)
IrDA
ASK-IR
Reserved
Reserved
Use Serial port TXD2 and RXD2 (Default)
Use alternate IRRX2 (pin 61) and IRTX2 (pin
62)
Bit[7] Reserved, write 0.
Bits [7:0]
These bits set the half duplex time-out for the IR port.
This value is 0 to 10msec in 100usec increments.
0= blank during transmit/receive
1= blank during transmit/receive + 100usec
. . .
C
IR Half Duplex
Timeout
Default = 0x03
on VCC POR,
VTR POR and
HARD RESET
0xF2
Note:
Serial Port 2 (CIrCC) is reset by nPCI_RESET.
Table 72 - KYBD, Logical Device 7 [Logical Device Number = 0x07]
REG INDEX
0xF0
R/W
Bit[7] Polarity Select for P12
= 0 P12 active low (default)
= 1 P12 active high
Bit[6] M_ISO. Enables/disables isolation of mouse
signals into 8042. Does not affect MDAT signal to mouse
wakeup (PME) logic.
1=block mouse clock and data signals into 8042
0= do not block mouse clock and data signals into 8042
Bit[5] K_ISO. Enables/disables isolation of keyboard
signals into 8042. Does not affect KDAT signal to
keyboard wakeup (PME) logic.
1=block keyboard clock and data signals into 8042
0= do not block keyboard clock and data signals into
8042
Bit[4] MLATCH
= 0 MINT is the 8042 MINT ANDed with Latched MINT
(default)
NAME
DEFINITION
STATE
KRST_GA20
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Bits[6:5] reset on
VTR POR only
KRESET and GateA20 Select