參數(shù)資料
型號: LPC47B27X
廠商: SMSC Corporation
英文描述: Round, Jacket Mass-Terminated Cable, 3659/26 28 AWG, .050 (1.27)
中文描述: 100引腳增強(qiáng)型超的I / O LPC接口控制器
文件頁數(shù): 102/196頁
文件大?。?/td> 1200K
代理商: LPC47B27X
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當(dāng)前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
SMSC LPC47B27x
- 102 -
Rev. 08-10-04
DATASHEET
EXTERNAL KEYBOARD AND MOUSE INTERFACE
Industry-standard PC-AT-compatible keyboards employ a two-wire, bidirectional TTL interface for data
transmission. Several sources also supply PS/2 mouse products that employ the same type of interface.
To facilitate system expansion, the LPC47B27x provides four signal pins that may be used to implement
this interface directly for an external keyboard and mouse.
The LPC47B27x has four high-drive, open-drain output, bidirectional port pins that can be used for
external serial interfaces, such as external keyboard and PS/2-type mouse interfaces. They are KCLK,
KDAT, MCLK, and MDAT. P26 is inverted and output as KCLK. The KCLK pin is connected to TEST0.
P27 is inverted and output as KDAT. The KDAT pin is connected to P10. P23 is inverted and output as
MCLK. The MCLK pin is connected to TEST1. P22 is inverted and output as MDAT. The MDAT pin is
connected to P11. NOTE: External pull-ups may be required.
KEYBOARD POWER MANAGEMENT
The keyboard provides support for two power-saving modes: soft powerdown mode and hard powerdown
mode. In soft powerdown mode, the clock to the ALU is stopped but the timer/counter and interrupts are
still active. In hard power down mode the clock to the 8042 is stopped.
Soft Power Down Mode
This mode is entered by executing a HALT instruction. The execution of program code is halted until
either RESET is driven active or a data byte is written to the DBBIN register by a master CPU. If this
mode is exited using the interrupt, and the IBF interrupt is enabled, then program execution resumes with
a CALL to the interrupt routine, otherwise the next instruction is executed. If it is exited using RESET then
a normal reset sequence is initiated and program execution starts from program memory location 0.
Hard Power Down Mode
This mode is entered by executing a STOP instruction. The oscillator is stopped by disabling the
oscillator driver cell. When either RESET is driven active or a data byte is written to the DBBIN register
by a master CPU, this mode will be exited (as above). However, as the oscillator cell will require an
initialization time, either RESET must be held active for sufficient time to allow the oscillator to stabilize.
Program execution will resume as above.
INTERRUPTS
The LPC47B27x provides the two 8042 interrupts: IBF and the Timer/Counter Overflow.
MEMORY CONFIGURATIONS
The LPC47B27x provides 2K of on-chip ROM and 256 bytes of on-chip RAM.
Register Definitions
Host I/F Data Register
The Input Data register and Output Data register are each 8 bits wide. A write to this 8 bit register will load
the Keyboard Data Read Buffer, set the OBF flag and set the KIRQ output if enabled. A read of this
register will read the data from the Keyboard Data or Command Write Buffer and clear the IBF flag. Refer
to the KIRQ and Status register descriptions for more information.
Host I/F Status Register
The Status register is 8 bits wide. Table 53 shows the contents of the Status register.
Table 53 - Status Register
D7
D6
D5
D4
UD
UD
UD
UD
Status Register
This register is cleared on a reset. This register is read-only for the Host and read/write by the LPC47B27x
CPU.
UD
Writable by LPC47B27x CPU. These bits are user-definable.
C/D
(Command Data)-This bit specifies whether the input data register contains data or a command
(0 = data, 1 = command). During a host data/command write operation, this bit is set to "1" if
SA2 = 1 or reset to "0" if SA2 = 0.
D3
C/D
D2
UD
D1
IBF
D0
OBF
相關(guān)PDF資料
PDF描述
LPC47B34X 128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
LPC47B37X 100 Pin Enhanced Super I/O for LPC Bus with SMBus Controller for Commercial Applications
LPC47M14X-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Y-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M14Z-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47B34X 制造商:SMSC 制造商全稱:SMSC 功能描述:128 Pin Enhanced Super I/O with LPC Interface for Consumer Applications
LPC47B351-NC 制造商:Rochester Electronics LLC 功能描述:- Bulk
LPC47B357-NC 制造商:SMSC 功能描述:ELECTRONIC COMPONENT
LPC47B373QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LPC47B373QFP WAF 制造商:SMSC 功能描述: