- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360706 > IBM3288H2848 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3288H2848 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 94/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM3288H2848 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)當(dāng)前第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
I/O Definitions and Timing
Page 94 of 131
prs28.03.fm
August 31, 2000
7. I/O Definitions and Timing
Table 21: Signal Definitions
(Page 1 of 6)
Signal Name
Type
Description
Clock and Reset Signals
SYS_CLK_Q
SYS_CLK_QN
Input,
differential
System clock used for the internal clock generation network. When the internal PLL is
enabled, SYS_CLK is equal to the internal byte clock divided by either two or four,
depending on the setting of the PLL register.
See
Electrical Characteristics
on page 125 for requirements on SYS_CLK.
When using an external PLL, SYS_CLK is a equal to the internal byte clock times 2,
with 50% duty cycle.
C_CLK_OUTQ
C_CLK_OUTQN
Output
differential
Free running C clock phase of the byte clock at the output of the internal clock tree.
When the internal PLL is used, this clock output will be at the correct frequency of
100
μ
s after the Clock Start OCM Event is sent. During Flush Reset and BIST, this sig-
nal is the free-running byte clock feeding the clock generation logic. During normal
operation, this signal is generated by the end of the C clock tree.
When using an external PLL, C_CLK_OUT is to be used as the PLL feedback clock.
nRESET
Input
active low
Must be active for at least four EMB clock cycles. Asserting this pin causes a reset of
all internal logic, except the IEEE 1149.1 (JTAG logic block). See
Reset, Initialization,
and Operation
on page 88 for details on the reset sequence.
SEQ_CLK
Bidirec-
tional
Low frequency clock used to synchronize the internal sequencers of different mod-
ules. For external speed expansion, it is a synchronous signal generated by the Mas-
ter device and fed to the slave device.
The period of this clock is equal to one-quarter of the total packet length in SYS_CLK
cycle units. Therefore, it can vary from 16 to 20 SYS_CLK cycles according to the
packet length.
The mode of operation of this pin is programmable via the Sequencer Sync Mode bit
in Configuration Register 0. It can be either tri-stated for single device operation, gen-
erated by the device, or received by the device.
This signal is HSTL level and can only be connected point to point.
SEQ_CLK_TTL
Output
Identical to the SEQ_CLK output, but is in TTL level, and is only used as an output
signal.
Data Signals
DATA_IN_[00:15]_Q(0:3)
DATA_IN_[00:15]_QN(0:3)
Input
DATA_IN_
n
_Q(
i
) and DATA_IN_
n
_QN(
i
) form one of the four 444 Mb/s differential
signals for input port
n
.
For each port, bits 0 and 1 carry the slave byte stream and bits 2 and 3 carry the mas-
ter byte stream (see
Physical Bit Organization of a Port
on page 27).
DATA_OUT_[00:15]_Q(0:3)
DATA_OUT_[00:15]_QN(0:3)
Output
DATA_OUT_
n
_Q(
i
) and DATA_OUT_
n
_QN(
i
) form one of the four 444 Mb/s differen-
tial signals for output port
n
.
For each port, bits 0 and 1 carry the slave byte stream and bits 2 and 3 carry the mas-
ter byte stream (see
Physical Bit Organization of a Port
on page 27).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。