- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM3288H2848 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | IBM3288H2848 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 4/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM3288H2848 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
Page 4 of 131
prs28.03TOC.fm
August 31, 2000
3.5 Output Queue Grant Signaling ..................................................................................................... 37
3.5.1 Adapter Transmission Rules .................................................................................................. 38
3.5.2 Flow Control Error .................................................................................................................. 38
3.6 Output Queues and Output Queue Priorities ............................................................................. 39
3.7 Shared Memory ............................................................................................................................. 39
3.7.1 Organization ........................................................................................................................... 39
3.7.2 Shared Memory Access by Local Processor ......................................................................... 39
3.8 Packet Transmission .................................................................................................................... 40
3.8.1 Output Port Servicing ............................................................................................................. 40
3.8.2 Idle Packet Transmission ....................................................................................................... 41
3.9 Send Grant ..................................................................................................................................... 42
3.10 Receive Filter ............................................................................................................................... 42
3.11 Port Disabling .............................................................................................................................. 43
3.12 Address Manager and Address Corruption .............................................................................. 43
3.13 Control Packets ........................................................................................................................... 43
3.13.1 Control Packet Reception .................................................................................................... 43
3.13.2 Control Packet Transmission ............................................................................................... 44
3.14 Speed Expansion ........................................................................................................................ 44
3.14.1 External Speed Expansion ................................................................................................... 44
3.14.2 Internal Speed Expansion .................................................................................................... 44
3.14.3 Packet Reception Window for Speed Expansion ................................................................. 45
3.14.4 Synchronization of Slave Device with Master Device .......................................................... 45
3.14.5 Master Slave Address Communication ................................................................................ 45
4. Programming Interface and Internal Registers ...................................................... 47
4.1 OCM Instruction/Status Mode ...................................................................................................... 47
4.1.1 OCM Instruction Register ....................................................................................................... 47
4.1.2 OCM Instruction Set ............................................................................................................... 47
4.1.3 OCM Response Register ....................................................................................................... 49
4.1.4 OCM Error Checking .............................................................................................................. 49
4.1.5 Operational Protocol .............................................................................................................. 50
4.2 OCM Scan Mode ............................................................................................................................ 50
4.2.1 Operational Protocol .............................................................................................................. 50
4.2.2 Scan String Access from OCM .............................................................................................. 51
4.3 Built In Self Test (BIST) ................................................................................................................. 51
4.3.1 Pseudo-Random Pattern Generator (PRPG) ......................................................................... 51
4.3.2 Multiple Input Signature Register (MISR) .............................................................................. 51
4.3.3 BIST Execution ...................................................................................................................... 52
5. Internal Registers ...................................................................................................... 54
5.1 Status Register .............................................................................................................................. 54
5.2 Application Register Definitions .................................................................................................. 56
5.2.1 Indirect Access of Memory Data and Look-Up Table ............................................................ 57
5.2.2 Register Formats ................................................................................................................... 57
5.2.3 Mode Register ........................................................................................................................ 58
5.2.4 Configuration Register 0 ........................................................................................................ 59
5.2.5 Configuration Register 1 ........................................................................................................ 61
5.2.6 Port Enable Register .............................................................................................................. 62
5.2.7 Output Queue Threshold Register ......................................................................................... 63
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。