- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM3288H2848 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM3288H2848 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁(yè)數(shù)： | 11/131頁(yè) |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM3288H2848 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
prs28.03.fm
August 31, 2000
PRS28.4G
IBM Packet Routing Switch
General Information
Page 11 of 131
1. General Information
1.1 Features
Non-blocking, self-routing, single-stage switch
High Performance:
- 100 MHz to 111.1 MHz frequency operation
- 1.77 Gb/s throughput per port (16x16 config.)
- Up to 3.54 Gb/s throughput per port (8x8 con-
fig.)
- Up to 28.4 Gb/s single device aggregate
throughput
- Up to 56.8 Gb/s aggregate throughput with
speed expansion
Serial data communication at 444 Mb/s, compli-
ant with the EIA/JEDEC JESD8-6 standard.
Multicast support without packet duplication in
shared memory
Dynamically shared output buffer (256 packets
of 64 to 80 bytes)
Configurable number of traffic priorities (1 to 4)
with programmable output queue thresholds
and shared memory thresholds
Configurable packet lengths of:
- 64 to 80 bytes (increment of four)
- 128 to 160 (increment of eight) with external
speed expansion only
Serial processor interface (on-chip monitor)
Packet header of three bytes, containing desti-
nation bit map, packet priority, switch redun-
dancy support information, all protected by a
parity bit
Shared output buffer with total capacity of:
- 256 packets for a single chip
- 512 packets with external speed expansion
Packet lossless switchover (scheduled
switchover) facility
Reception on any input port of Control Packets
destined to the local processor
Transmission of control packets from the local
processor to any output port
Detection of link liveness by reception of specific
packets
Programmable byte shuffling in outgoing
packets
CMOS5S6 (0.35
μ
m) technology: 3.3V compliant
TTL compatible I/O for low speed signals
IEEE 1149.1 standard boundary scan to facili-
tate circuit board testing
1.2 Description
The IBM Packet Routing Switch PRS28.4G is the
first in a family of second generation switching
devices designed for high performance, non-
blocking fixed length packet switching. Its modularity
enables development of scalable switch fabrics of
aggregate bandwidth from 28.4Gb/s to 227.2 Gb/s.
The PRS28.4G receives packets on 16 input ports
and routes them to one or more of 16 output ports
based on bit map information carried in the packet
header. Each port operates at 1.77 Gb/s, resulting in
a single device throughput of 28.4 Gb/s. This data
speed is achieved by implementing, in one device,
two 16 by 16 sub-switch elements, running at 888
Mb/s per port and organized internally in speed
expansion mode. In addition, 444 Mb/s serial data
communication provides, over two differential pairs,
the necessary bit rate per island.
Quality of service support is provided through four
levels of packet priority. The architecture supports
flow control, based on a grant mechanism, and
provides programmable thresholds, one per priority.
Scalability of speed is achieved by external speed
expansion. Two devices operate in parallel (one as
master, the other as slave) to form a 16 by 16 switch
element at 3.54 Gb/s per port. Scalability of ports is
provided by single stage port expansion, which
allows the number of ports on the switch fabric to be
increased.
No synchronization is required between input ports.
However, packets on a given port are always
received or transmitted at fixed periodicity equal to
the packet length.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。