- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM3288H2848 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | IBM3288H2848 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 5/131頁 |
| 文件大?。?/td> | 1679K |
| 代理商： | IBM3288H2848 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet RoutingSwitch
prs28.03TOC.fm
August 31, 2000
Page 5 of 131
5.2.8 Shared Memory Threshold Register 0 ................................................................................... 64
5.2.9 Shared Memory Threshold Register 1 ................................................................................... 65
5.2.10 Mask Register ...................................................................................................................... 66
5.2.11 Synchronization Status and Hunt Register .......................................................................... 67
5.2.12 Sync Packet Transmit Register ........................................................................................... 68
5.2.13 CRC Port ID Register .......................................................................................................... 69
5.2.14 CRC Error Counter .............................................................................................................. 70
5.2.15 NoSignal Register ................................................................................................................ 71
5.2.16 Flow Control Violation Port ID Register ............................................................................... 72
5.2.17 Miscellaneous Status Register ............................................................................................ 73
5.2.18 Output Queue Status Registers 0-3 .................................................................................... 74
5.2.19 Look-Up Tables and Memory Row ...................................................................................... 75
5.2.20 Table Pointer Register ......................................................................................................... 76
5.2.21 Table Data Register ............................................................................................................. 77
5.2.22 Memory Row Address Register ........................................................................................... 78
5.2.23 Command Register .............................................................................................................. 79
5.2.24 Control Packet Destination Register .................................................................................... 80
5.2.25 Bit Map Filter Register ......................................................................................................... 81
5.2.26 Yellow Packet Received Register ........................................................................................ 82
5.2.27 PLL Configuration Register ................................................................................................. 83
5.2.28 Processor Access Registers ................................................................................................ 84
5.2.29 Processor Address Register ................................................................................................ 84
5.2.30 Processor Data Register ..................................................................................................... 85
5.2.31 BIST Data Register .............................................................................................................. 86
5.2.32 BIST Control Register .......................................................................................................... 87
6. Reset, Initialization, and Operation ......................................................................... 88
6.1 Clock and PLL ............................................................................................................................... 88
6.1.1 Internal PLL ........................................................................................................................... 88
6.1.2 External PLL .......................................................................................................................... 88
6.2 Reset .............................................................................................................................................. 88
6.2.1 Power-On-Reset Sequence and Clock Start OCM Event ..................................................... 88
6.2.2 Flush Reset and OCM_RESET Command ........................................................................... 89
6.2.3 nTRST Primary Input Reset .................................................................................................. 89
6.3 Initialization ................................................................................................................................... 89
6.4 DASL Initialization and Operation ............................................................................................... 90
6.5 Control Packet Reception and Transmission ............................................................................. 92
6.5.1 Control Packet Reception ...................................................................................................... 92
6.5.2 Control Packet Transmission ................................................................................................. 93
7. I/O Definitions and Timing ....................................................................................... 94
7.1 I/O Timing ..................................................................................................................................... 105
7.1.1 DASL Signals ...................................................................................................................... 105
7.1.2 OCM Interface Signals ........................................................................................................ 105
7.1.3 Master-Slave Speed Expansion Signals ............................................................................. 108
8. Packaging and Pin Information ............................................................................. 109
9. DASL Specification and Pico-Processor .............................................................. 124
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。