- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360706 > IBM3288H2848 Telecommunication IC PDF資料下載
參數(shù)資料
| 型號： | IBM3288H2848 |
| 英文描述： | Telecommunication IC |
| 中文描述： | 通信集成電路 |
| 文件頁數(shù)： | 55/131頁 |
| 文件大小： | 1679K |
| 代理商： | IBM3288H2848 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
PRS28.4G
IBM Packet Routing Switch
prs28.03.fm
August 31, 2000
Internal Registers
Page 55 of 131
A “Y” in the maskable column indicates that a particular event can be masked out by setting the appropriate
bit in the Mask Register. When the mask bit is enabled, these events will set the appropriate bit in the status
register but will not result in the activation of the EMB_SIGNAL_OUT (if enabled), which is used as an inter-
rupt to the microprocessor.
Bit 15 is a status bit and does not reflect the occurrence of an event. It is not maskable.
For an interrupt to occur (EMB_SIGNAL_OUT set to ‘0’b), the status bit must not be masked (if maskable)
and the EMB_SIGNAL_OUT primary output must be enabled via the Mode Register. After a power on reset
occurs, none of the mask bits are set, and the EMB_SIGNAL_OUT primary output is disabled. It is enabled
after an OCM OCD Enable command.
10
Y
Processor Error
: Interrupt generated when the local processor initiates a new command or opera-
tion while the chip internal logic is not ready. This interrupt can be generated in four different situa-
tions:
Row Read Error. Generated when the local processor has issued a Memory Row Read com-
mand, and tries to actually read the Memory Row Register when the new row value is not avail-
able yet.
Row Write Error. Generated when the local processor tries to write to the Memory Row Register
just after a Memory Row Write command, and the data in the row register has not be written to
memory yet. The Memory Row register is not overwritten by the new value when this interrupt is
generated.
Transmit Error. Generated when the local processor initiates a Control Packet Transmit com-
mand while Memory Row Register has not been written to the shared memory yet.
Address Write Error. Generated when the Memory Row Address register is written to after a
Memory Row Write command, and the memory data has not been written yet. The Address
value is not overwritten by the new value when this interrupt is generated.
11
Y
Out of Synchronization Interrupt
, due to 8 CRC errors received in row or 8 parity bit errors received
in row.
12
Y
Signal Detect Interrupt
. Interrupt generated whenever a bit in the Signal Detect register changes,
either from high to low, or from low to high.
13
Y
Flow Control Violation
. Interrupt generated whenever a packet is received on an input port while no
store addresses are available. Also, if the Flow Control Check Enable is set in the Mode Register, this
interrupt is generated when a packet is destined to outputs for which no grant has been given in the
past 8 packet cycles (see description of the Flow Control Check Enable bit). The ports are identified
via the Flow Control Violation Port ID register.
14
Y
M3 Interrupt
: When set to ‘1’b, it indicates that the internal picoprocessor (M3) has generated an
interrupt.
15
N
BIST / ABIST / Reset Active
: Set to ‘1’b when either BIST, ABIST or Flush Reset is executing. All
other bits as well as the OCM parity bit within this register are invalid when this bit is set to ‘1’b. This
bit automatically resets itself when BIST, ABIST, or Flush Reset is completed. This bit does not gen-
erate an interrupt.
Table 18: Status Register Bit Definitions
(Page 2 of 2)
Bits
Maskable
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM32NPR100EXXCAB133 | Microprocessor |
| IBM32NPR101EPXCAC133 | Microprocessor |
| IBM37RGB524CF17A | Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | Video DAC with Color Palette (RAMDAC) |
| IBM39MPEGS420PBA18C | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM32NPR100EXXCAB133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM32NPR101EPXCAC133 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| IBM35CPC945C03C-2 | 制造商:IBM 功能描述: |
| IBM37RGB524CF17A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| IBM37RGB524CF22A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。