參數(shù)資料
型號(hào): IBM3288H2848
英文描述: Telecommunication IC
中文描述: 通信集成電路
文件頁(yè)數(shù): 38/131頁(yè)
文件大?。?/td> 1679K
代理商: IBM3288H2848
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
PRS28.4G
IBM Packet Routing Switch
Functional Description
Page 38 of 131
prs28.03.fm
August 31, 2000
3.5.1 Adapter Transmission Rules
The adapter maintains output queue grant status, which contains the following information:
An output queue grant bit for each PRS28.4G output i and for each priority p, that is set when the adapter
is allowed to transmit packets of priority p to output i. When the adapter receives a packet from the
PRS28.4G, it copies the 16 bits of header bytes 1 and 2 into its internal status table.
Four Memory grant bits, which override all output queue grant bits.
A simple rule to determine when an adapter may transmit a packet destined to a set of outputs with priority p
is:
The memory grant bit of the appropriate priority in the adapter must be set, and
If the packet is monocast, the output queue grant bits in the adapter must be set for the destination out-
put.
For multicast cells, it is recommended that only the memory grant bits be examined.
3.5.2 Flow Control Error
3.5.2.1 Shared Memory Overrun
As mentioned above, an PRS28.4G input can always receive a packet, with a packet storage address,
regardless of the full status of the output queues and shared memory. However, if a packet is received when
the input does not have an address, the packet is discarded and a Flow Control Violation interrupt is set. If not
masked, the main interrupt is asserted. This error can only occur if the Shared Memory Threshold bits have
not been programmed correctly, or if the adapter does not respond to the memory grant pin information.
Figure 8: Input-side Grant Operation
Receive
DASL
Transmit
DASL
Transmit
Ctrl
Receive
Ctrl
Receive
DASL
Transmit
DASL
Transmit
Ctrl
Receive
Ctrl
Full
Status
Full
Status
D0
D1
Adapter
Prizma - E
相關(guān)PDF資料
PDF描述
IBM32NPR100EXXCAB133 Microprocessor
IBM32NPR101EPXCAC133 Microprocessor
IBM37RGB524CF17A Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A Video DAC with Color Palette (RAMDAC)
IBM39MPEGS420PBA18C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM32NPR100EXXCAB133 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor
IBM32NPR101EPXCAC133 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Microprocessor
IBM35CPC945C03C-2 制造商:IBM 功能描述:
IBM37RGB524CF17A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
IBM37RGB524CF22A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)