- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50214VC (INTERSIL CORP) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號： | HSP50214VC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Programmable Downconverter |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP120 |
| 封裝： | MQFP-120 |
| 文件頁數(shù)： | 9/54頁 |
| 文件大?。?/td> | 395K |
| 代理商： | HSP50214VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
9
input threshold detector is shown in Figure 10. The thresh-
old is a signed number, so it should be set to the inverse of
the desired input level. The threshold can be set to zero if
the average input level is desired instead of the error. The
sum of the threshold and the absolute value of the input is
accumulated in a 32-bit accumulator. The accumulator can
handle up to 2
18
samples without overflow. The integration
time is controlled by an 18-bit counter. The integration
counter preload (ICPrel) is programmed via the micropro-
cessor interface through Control Word 1. Only the upper 16
bits are programmable. The 2 LSBs are always zero. Con-
trol Word 1, bits 29-14 are programmed to:
where N is the desired integration period, defined as the
number of input samples to be integrated. N must be a multi-
ple of 4: [0, 4, 8, 12, 16 .... , 2
18
].
ICPrel
N
( )
4
1
+
=
(EQ. 1)
FIGURE 3. BLOCK DIAGRAM OF THE INPUT SECTION
Without Interpolation, the CIC bypass path exceeds the HB/FIR filter
input sample rate and the CIC filter path will not yield the desired 85dB
dynamic range band width of 500kHz.
FIGURE 4. STATEMENT OF THE PROBLEM
FIGURE 5. BLOCK DIAGRAM OF THE INTERPOLATION
APPROACH
I
IN(13:0)
OFFSET_BIN
INPUT_THRESH
INTG_MODE
INTG_INTEVAL
ENI
LEVEL
DETECT
R
R
INTERP
NCO
R
R
DELAY 3
DELAY 3
GAINADJ(2:0)
S
C
CONTROL WORD 0
CONTROL
LOGIC
CONTROL WORD 1
CLKIN
Controlled via microprocessor interface.
See NCO section for more details.
INPUT_THRESH
INTG_MODE
INTG_INTEVAL
INTERP
INPUT
FORMAT
BYPASS
M
INPUT LEVEL DETECTOR
STATUS (0)
∑
LIMIT
4
3
EN
4
CIC
FILTER
HB/FIR FILTER
5MHz
500kHz = 85dB
BANDWIDTH
(NOT ACHIEVED
WITH CIC FILTER
PATH)
M
MAX. f
S
= 4MHz
(EXCEEDED IN
BYPASS PATH)
MIN. R = 4
BYPASS
PROCCLK = 28MHz
CIC FILTER
R =
↓
10
↑
8 (0 STUFF) = 40MHz
500kHz = 85dB
BANDWIDTH
4MHz
HB/FIR FILTER
5MHz
HSP50214
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
| HSP50215VI | Digital UpConverter |
| HSP50215EVAL | DSP Modulator Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
| HSP50215VI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。