- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50214VC (INTERSIL CORP) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP50214VC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Programmable Downconverter |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP120 |
| 封裝： | MQFP-120 |
| 文件頁數(shù)： | 20/54頁 |
| 文件大?。?/td> | 395K |
| 代理商： | HSP50214VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
20
Using AGC loop gain, the AGC range, and expected error
detector output, the gain adjustments per output sample for
the loop filter section of the Digital AGC can be given by:
The loop gain determines the growth rate of the sum in the
loop accumulator which, in turn, determines how quickly the
AGC gain traces the transfer function given in Figures 21
and 22. Since the log of the gain response is roughly linear,
the loop response can be approximated by multiplying the
maximum AGC gain error by the loop gain. The expected
range for the AGC rate is ~ 0.00004 to 1.23dB/symbol time
for a threshold of 1/2 scale. See the notes at the bottom of
Table 9 for calculation of the AGC Response times. The
maximum AGC Response is given by:
Since the AGC error is scaled to adjust the gain, the loop
settles asymptotically to its final value. The loop settles to
the mean of the signal.
S
S
EXP=2
NNNN
MANTISSA =
01.XXXXXXX(XXXXXXX)
LIMIT
DET
L
L
LIMIT
DET
R
18
IFIR
QFIR
QAGC
IAGC
T
U
T
MAGNITUDE
(RANGE = 0 TO 2.3)
S
L
M
E
AGCGNSEL
EXP
LIMIT
DET
UPPER LIMIT
LOWER LIMIT
μ
P
SERIAL
OUT
MSB = 0
AGC LOOP FILTER
AGC MULTIPLIER/SHIFTER
18
26
18
18
26
RE-SAMPLING
FIR FILTERS
AND
INTERPOLATING
HALFBAND
FILTERS
CARTESIAN
TO
POLAR
COORDINATE
CONVERTER
(G = 1.64676)
4
9
L
13
R
16
16
4
4
A
A
L
M
E
13
13
AGC ERROR SCALING
AGC
ERROR
DETECTOR
MSB = 0
(RANGE = 0 TO 1)
Controlled via microprocessor interface.
Indicates additional resolution of the A version.
FIGURE 23. AGC BLOCK DIAGRAM
(RANGE = 0 TO 2.18344)
+
(EQ. 18)
AGC Slew Rate
1.5dB THRESH
MAG*1.64676
ELG
(
)) ×
–
=
M
LG
(
)
2
4
(
–
)
2
15
–
(
)
–
(EQ. 19)
AGC Response
Max
Input(Cart/Polar Gain)(Error Det Gain) AGC
Loop Gain)(AGC Output Weighting)
=
HSP50214
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
| HSP50215VI | Digital UpConverter |
| HSP50215EVAL | DSP Modulator Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
| HSP50215VI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。