- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50214VC (INTERSIL CORP) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號： | HSP50214VC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Programmable Downconverter |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP120 |
| 封裝： | MQFP-120 |
| 文件頁數(shù)： | 32/54頁 |
| 文件大?。?/td> | 395K |
| 代理商： | HSP50214VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
32
Word 20 has been set to route data to AOUT(7:0) and
BOUT(7:0), then the microprocessor must place a value on
the PDC input pins SEL(2:0), to choose which data type will
be output on AOUT(7:0) and BOUT(7:0). Table 17 defines
the data types in terms of SEL(2:0). With the control lines
set, the selected data is read MSByte on AOUT(7:0) and
LSByte on BOUT(7:0) when OEAL and OEBL (are low).
New data only read when OEBL goes low, so use
μ
P for 8-
bit modes. Programming SEL(2:0) = 110 outputs a 16-bit
status signal on AOUT and BOUT. The FIFO status includes
FULL, EMPTY, FIFO Depth, and READYB. These status sig-
nals are defined in Table 18.
NOTE: In the Status output, BOUT(7:0) are all GND.
Figure 35 shows the interface between a 16-bit microproces-
sor (or other baseband processing engine) and the Buffer
RAM output section of the Programmable Down Converter,
configured for data output via the parallel outputs AOUT and
BOUT. In the 16-bit microprocessor interface configuration,
the Buffer RAM pointer is incremented when the
μ
Processor
reads address SEL(2:0) = 7 and OEBL = 0.
After reset, the FIFO must be incremented to read the first
sample set. This is because the RAM read and write pointers
cannot point to the same address. Thus, the FIFO pointer
must move to the next address before reading the next set of
data (I, Q, |r|,
φ
, and
f
) samples. 4 PROCCLK cycles are
required after an increment before reading can resume. The
FIFO write pointer is reset to zero (the first data sample) when
Control Word 22 is written to via the 8-bit microprocessor
interface. See the Microprocessor Read Section for more
detail on how to obtain the Buffer RAM output with this tech-
nique. Figure 36 shows the timing diagram required for paral-
lel output operations. In this diagram, only the I, Q and
Frequency data are taken from each sample before incre-
menting to the next sample. Figure 36 assumes that the
pointer has already been incremented into a sample.
NOTE: For the very first sample read, the pointer must be incre-
mented first and 4 PROCCLKs must pass before this
sample can be read.
Figure 36 shows INTRRP going low before the FIFO is read.
The FIFO can be read before the number of samples
reaches the INTRRP pointer. The number of samples in the
FIFO must be monitored by the user via a status read.
TABLE 17. BUFFER RAM OUTPUT SELECT DEFINITIONS
SEL(2:0)
OUTPUT DATA TYPE
000
I Data
001
Q Data
010
Magnitude
011
Phase
100
Frequency
101
Unused
110
Memory Status
111
Reading this address increments to the next
sample set
FIGURE 34. 16-BIT MICROPROCESSOR INTERFACE
BUFFER RAM MODE BLOCK DIAGRAM
|r|
φ
Q
DUAL
PORT
RAM
16
SEQUENCER
INCR
WR
“SEADDRESS
16
16
16
D
D
16
I
RD
INCR
WRITE
SEQUENCER
|r|
φ
STATUS
Q
I
0
1
2
3
4
6
OEBL
SEL(2:0)
NEW
DATA
OUTPUT
DATA
M
M
PROCCLK
TABLE 18. STATUS BIT DEFINITIONS
AOUT BIT
LOCATION
INFORMATION
(7:5)
FIFO depth - When in FIFO mode, these bits
are the current depth of the FIFO.
4
EMPTY - When in FIFO mode, the FIFO is
empty, and the read pointer cannot be ad-
vanced. Active High.
3
FULL - When in FIFO mode, the FIFO is full,
and new samples will not be written.
Active High.
2
READYB - When in FIFO mode, the output buff-
er has reached the programmed threshold. In
the snapshot mode, the programmed number
of samples have been taken. Active Low.
1-0
GND
HSP50214
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
| HSP50215VI | Digital UpConverter |
| HSP50215EVAL | DSP Modulator Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
| HSP50215VI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。