- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP50214VC (INTERSIL CORP) Programmable Downconverter PDF資料下載
參數(shù)資料
| 型號： | HSP50214VC |
| 廠商： | INTERSIL CORP |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Programmable Downconverter |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP120 |
| 封裝： | MQFP-120 |
| 文件頁數(shù)： | 31/54頁 |
| 文件大?。?/td> | 395K |
| 代理商： | HSP50214VC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
31
Buffer RAM Output Port
The Buffer RAM parallel output mode utilizes a RAM to store
output data for future retrieval by either the 8-bit microproces-
sor that is configuring the PDC or by a 16-bit baseband pro-
cessing engine (which could also be a microprocessor). Data
is output from the RAM only on request and can be obtained
from either the 8-bit
μ
P interface or from a 16-bit interface that
uses the two LSBytes of AOUT and BOUT. The RAM holds up
to eight 80-bit sample sets. Each sample set includes 16 bits
of each I, Q, magnitude, phase, and frequency data. The
RAM samples are mapped as shown in Table 16. The Buffer
RAM controller supports both FIFO and Snapshot modes.
The FIFO mode allows the processor to service the interface
only when enough samples are present in the RAM. This
mode is provided so that the
μ
Processor does not have to
service the PDC every output sample. An interrupt,
INTRRPT, is asserted when the desired number of samples
are available. The PDC can be programmed to assert the
interrupt when up to 7 samples are available. Control Word
21 bit 15 is used to set the Buffer RAM controller to the FIFO
mode, while Control Word 21, bits 12-14 set the number of
RAM samples to be stored (0 to 7) before the interrupt
(INTRRPT) is asserted. Control Word 20 bit 24 determines
whether the RAM output interface is the 8-bit microprocessor
interface or the 16-bit processor interface. In the 16-bit inter-
face the MSByte is sent to AOUT(7:0) while the LSByte is
sent to BOUT(7:0).
The INTRRP output signal goes low for 8 PROCCLK cycles
when the number of samples in the Buffer RAM (depth)
reaches the programmed depth. The depth of the RAM is
calculated using Equation 23. A DSP microprocessor or the
data processing engine can use the INTRRP signal to know
that the RAM is ready to be read.
FIFO Operation via 16-Bit
μ
Processor
Interface
Figure 34 shows the conceptual configuration of the 16-bit
μ
Processor interface. This interface looks like a 16-bit
μ
Pro-
cessor read-only microprocessor interface. The SEL(2:0)
lines are the address bus and the OEAL and OEBL lines are
the read lines. The address is decoded as shown in
Table 17.
Use of the 16-bit interface for Buffer RAM output requires
Control Word 20, bit 25, to be set to a logic “0” and Control
Word 20, bit 24, to be set to a logic “1”. Once the Control
FIGURE 33. VALID SERSYNC CONFIGURATION OPTIONS
15
14
DATA SHIFT MSB FIRST
MSB WORD3
EARLY
SERSYNC
MODE
“NORMAL”
“INVERTED”
0
1
2
LATE
SERSYNC
MODE
“NORMAL”
“INVERTED”
MSB WORD2
1
15
14
1
2
2
15
14
MSB WORD1
1
2
LSB WORD2
LSB WORD1
2
0
1
2
2
3
2
3
SERSYNC PRECEDES MSB
SERSYNC FOLLOWS LSB
0
0
0
1
1
LSB WORD0
TABLE 16. RAM DATA STORAGE MAP
RAM
SAMPLE
SET
I
DATA
(000)
Q
DATA
(001)
|r|
DATA
(010)
Φ
DATA
(011)
F
DATA
(100)
0
I
0
(15:0)
Q
0
(15:0)
|r|
0
(15:0)
φ
0
(15:0)
f
0
(15:0)
1
I
1
(15:0)
Q
1
(15:0)
|r|
1
(15:0)
φ
1
(15:0)
f
1
(15:0)
2
I
2
(15:0)
Q
2
(15:0)
|r|
2
(15:0)
φ
2
(15:0)
f
2
(15:0)
3
I
3
(15:0)
Q
3
(15:0)
|r|
3
(15:0)
φ
3
(15:0)
f
3
(15:0)
4
I
4
(15:0)
Q
4
(15:0)
|r|
4
(15:0)
φ
4
(15:0)
f
4
(15:0)
5
I
5
(15:0)
Q
5
(15:0)
|r|
5
(15:0)
φ
5
(15:0)
f
5
(15:0)
6
I
6
(15:0)
Q
6
(15:0)
|r|
6
(15:0)
φ
6
(15:0)
f
6
(15:0)
7
I
7
(15:0)
Q
7
(15:0)
|r|
7
(15:0)
φ
7
(15:0)
f
7
(15:0)
NOTE: I and Q are sample aligned in time. |r| and
φ
are sample
aligned in time, but one sample delayed from I or Q. The
frequency sample is delayed in time from I or Q by 1
sample time + 63 tap FIR impulse response. If the FIR is
set to decimate, the FIR output will be repeated every
sample time until a new value appears at the filter output.
(i.e., the frequency samples are clocked out at the I, Q
sample rate regardless of decimation.)
(EQ. 23)
D
RAM
ADDR
WRITE
ADDR
READ
–
(
)
1
]
MOD8
–
[
=
HSP50214
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP50214VI | Programmable Downconverter |
| HSP50214 | Programmable Downconverter |
| HSP50215VC | Digital UpConverter |
| HSP50215VI | Digital UpConverter |
| HSP50215EVAL | DSP Modulator Evaluation Board |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
| HSP50215VI | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。