參數(shù)資料
型號(hào)： HSP50214VC
廠商： INTERSIL CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Programmable Downconverter
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP120
封裝： MQFP-120
文件頁(yè)數(shù)： 4/54頁(yè)
文件大?。?/td> 395K
代理商： HSP50214VC
4
DATARDY
O
Output Strobe Signal. Active low. Indicates when new data from the Direct Output Port section is avail-
able. DATARDY is asserted for one PROCCLK cycle during the first clock cycle that data is available
on the parallel out busses. See Output Section.
OEAH
I
Output enable for the MSByte of the AOUT bus. Active Low.
OEAL
I
Output enable for the LSByte of the AOUT bus. Active Low.
OEBH
I
Output enable for the MSByte of the BOUT bus. Active Low.
OEBL
I
Output enable for the LSByte of the BOUT bus. Active Low.
SEL(2:0)
I
Select Address is used to choose which information in a data set from the Buffer RAM Output Port is
sent to the least significant bytes of AOUT and BOUT. SEL2 is the MSB.
INTRRP
O
Interrupt Output. Active low. This output is asserted for 8 PROCCLK cycles when the Buffer RAM Out-
put Port is ready for reading.
SEROUTA
O
Serial Output Bus A Data. I, Q, magnitude, phase, frequency, timing error and AGC information can
be sequenced in programmable order. See Output Section and Microprocessor Write Section.
SEROUTB
O
Serial Output Bus B Data. Contents may be related to SEROUTA. I, Q, magnitude, phase, frequency,
timing error and AGC information can be sequenced in programmable order. See Output Section and
Microprocessor Write Section.
SERCLK
O
Output Clock for Serial Data Out. Derived from PROCCLK as given by control word 20 in the Micro-
processor Write Section.
SERSYNC
O
Serial Output Sync Signal. Serves as serial data strobes. See Output Section and Microprocessor
Write Section.
SEROE
I
Serial Output Enable. When high, the SEROUTA, SEROUTB, SERCLK, and SERSYNC signals are
set to a high impedance.
C(7:0)
I/O
Processor Interface Data Bus. See Microprocessor Write Section. C7 is the MSB.
A(2:0)
I
Processor Interface Address Bus. See Microprocessor Write Section. A2 is the MSB.
WR
I
Processor Interface Write Strobe. C(7:0) is written to control words selected by A(2:0) in the Program-
mable Down Converter on the rising edge of this signal. See Microprocessor Write Section.
RD
I
Processor Interface Read Strobe. C(7:0) is read from output or status locations selected by A(2:0)
in the Programmable Down Converter on the falling edge of this signal. See Microprocessor Read
Section.
REFCLK
I
Reference Clock. Used as an input clock for the timing error detector. The timing error is computed
relative to REFCLK. REFCLK frequency must be less than or equal to PROCCLK/2.
MSYNCO
O
Multiple Chip Sync Output. Provided for synchronizing multiple parts when CLKIN and PROCCLK are
asynchronous. MSYNCO is the synchronization signal between the input section operating under
CLKIN and the back end processing operating under PROCCLK. This output sync signal from one
part is connected to the MSYNCI signal of all the HSP50214s.
MSYNCI
I
Multiple Chip Sync Input. The MSYNCI pin of all the parts should be tied to the MSYNCO of one part.
NOTE: MSYNCI must be connected to an MSYNCO signal for operation.
SYNCIN1
I
CIC Decimation/Carrier NCO Update Sync. Can be used to synchronize the CIC section, carrier NCO
update, or both. See the Multiple Chip Synchronization Section and Control Word 0 in the Micropro-
cessor Write Section. Active High.
SYNCIN2
I
FIR/Timing NCO Update/AGC Gain Update Sync. Can be used to synchronize the FIR, Timing NCO
update, AGC gain update, or any combination of the above. See the Multiple Chip Synchronization
Section and Control Words 7, 8, and 10 in the Microprocessor Write Section. Active High.
SYNCOUT
O
Strobe Output. This synchronization signal is generated by the
μ
P interface for synchronizing multiple
parts. Can be generated by PROCLK or CLKIN (see Control word 0 and Control word 24 in the Mi-
croprocessor Write Section). Active High.
Pin Descriptions
(Continued)
NAME
TYPE
DESCRIPTION
HSP50214
相關(guān)PDF資料
PDF描述
HSP50214VI Programmable Downconverter
HSP50214 Programmable Downconverter
HSP50215VC Digital UpConverter
HSP50215VI Digital UpConverter
HSP50215EVAL DSP Modulator Evaluation Board
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50214VI 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50215 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215EVAL 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215VC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
HSP50215VI 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*