參數(shù)資料
型號(hào)： HSP50214VC
廠商： INTERSIL CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Programmable Downconverter
中文描述： SPECIALTY TELECOM CIRCUIT, PQFP120
封裝： MQFP-120
文件頁(yè)數(shù)： 25/54頁(yè)
文件大?。?/td> 395K
代理商： HSP50214VC
25
Cartesian to Polar Converter
The Cartesian to Polar converter computes the magnitude
and phase of the I/Q vector inputs. The I and Q inputs are
16 bits. The converter phase output is 18 bits (truncated)
with the 16 MSB’s routed to the output formatter and all 18
bits routed to the frequency discriminator. The 16-bit output
phase can be interpreted either as two’s complement (-0.5 to
approximately 0.5) or unsigned (0.0 to approximately 1.0),
as shown in Figure 28. The phase conversion gain is 1/2
π
.
The phase resolution is 16 bits. The 16-bit magnitude is
unsigned binary format with a range from 0 to 2.32. The
magnitude conversion gain is 1.64676. The magnitude reso-
lution is 16 bits. The MSB is always zero.
Table 11 details the phase and magnitude weighting for the
16 bits output from the PDC.
The magnitude and phase computation requires 17 clocks
for full precision. At the end of the 17 clocks, the magnitude
and phase are latched into a register to be held for the next
stage, either the Output Formatter or frequency discrimina-
tor. If a new input sample arrives before the end of the 17
cycles, the results of the computations up until that time, are
latched. This latching means that an increase in speed
causes only a decrease in resolution. Table 12 details the
exact resolution that can be obtained with a fixed number of
clock cycles up to the required 17. The input magnitude and
phase errors induced by normal SNR values will almost
always be worse than the Cartesian to Polar conversion.
Controlled via microprocessor interface.
FIGURE 27A. TIMING ERROR APPLICATION
PROGRAMMABLE
DIVIDER
PROGRAMMABLE
DIVIDER
REFERENCE
DIVIDE = N
TE(15:0)
C
T
X
DATA CLK
(REFCLK)
R
+
TIMING
NCO
ACC.
P
NCO DIVIDE = 4N
(NCO DIVIDE)/2
-
12
4
EN
LOOP
FILTER
μ
P
TO T
X
BLOCK
(MODULATOR)
CLKIN/R
T
R
T
= TOTAL DECIMATION (CIC, HB FILTERS AND FIR)
TABLE 11. MAG/PHASE BIT WEIGHTING
BIT
MAGNITUDE
PHASE (
o
)
15 (MSB)
2
2
Always 0
180
14
2
1
90
13
2
0
45
12
2
-1
22.5
11
2
-2
11.25
10
2
-3
5.625
9
2
-4
2.8125
8
2
-5
1.40625
7
2
-6
0.703125
6
2
-7
0.3515625
5
2
-8
0.17578125
4
2
-9
0.087890625
3
2
-10
0.043945312
2
2
-11
0.021972656
1
2
-12
0.010986328
0 (LSB)
2
-13
0.005483164
0
+
π
/2
±
π
8000
-
π
/2
0
ffff
π
/2
π
3
π
/2
0000
7fff
ffff
3fff
Q
c000
0000
4000
bfff
I
I
Q
3fff
4000
7fff
8000
c000
bfff
FIGURE 28. PHASE BIT MAPPING OF COORDINATE
CONVERTER OUTPUT
HSP50214
相關(guān)PDF資料
PDF描述
HSP50214VI Programmable Downconverter
HSP50214 Programmable Downconverter
HSP50215VC Digital UpConverter
HSP50215VI Digital UpConverter
HSP50215EVAL DSP Modulator Evaluation Board
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50214VI 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50215 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215EVAL 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215VC 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
HSP50215VI 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital UpConverter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*