參數(shù)資料
型號： GS4910BCNE3
廠商： Gennum Corporation
英文描述： HD/SD/Graphics Clock and Timing Generator with GENLOCK
中文描述： 高清/標(biāo)清/圖形時鐘和定時發(fā)生器鎖相
文件頁數(shù)： 79/113頁
文件大小： 1017K
代理商： GS4910BCNE3
GS4911B/GS4910B Data Sheet
36655 - 2
April 2006
79 of 113
3.12.3 Configuration and Status Registers
Table 3-13
summarizes the GS4911B/GS4910B's internal status and configuration
registers.
All registers are available to the host via the GSPI and are all individually
addressable.
Table 3-13: Configuration and Status Registers
Register Name
Address
Bit
Description
R/W
Default
RSVD
00h - 09h
–
Reserved.
–
–
H_Period
0Ah
15-0
Contains the number of 27MHz pulses in the input H
Sync period. This register is set by the Reference
Format Detector block using the H Sync signal present
on the external HSYNC input pin.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
HSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
H_16_Period
0Bh
15-0
Contains the number of 27MHz pulses in 16 H Sync
periods. This register is set by the Reference Format
Detector block using the H Sync signal present on the
external HSYNC input pin. It is useful for 1/1.001 data
detection.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
HSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
V_Lines
0Ch
15-0
Contains the number of H Sync periods in the input V
Sync interval. This register is set by the Reference
Format Detector block using the signals present on the
external HSYNC and VSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
VSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
V_2_Lines
0Dh
15-0
Contains the number of H Sync periods in 2 V Sync
intervals. This register is set by the Reference Format
Detector block using the signals present on the external
HSYNC and VSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference with a different
VSYNC period is applied.
Reference:
Section 3.5.1 on page 45
R
N/A
F_Lines
0Eh
15-0
Contains the number of H Sync periods in the input F
Sync interval. This register is set by the Reference
Format Detector block using the signals present on the
external HSYNC and FSYNC input pins.
NOTE: If the reference is removed this register will
remain unchanged until a new reference is applied. If
the new reference does not include an FSYNC pulse,
this register will be set to zero.
Reference:
Section 3.5.1 on page 45
R
N/A
相關(guān)PDF資料
PDF描述
GS4911B HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4915 CONN,S/R,8 POS,254C-08-1, CLOSED END STRAIN RELIEF COVER
GS6332 3 Pin, Low-Power, P Reset Circuits
GS6332UR15D1 3 Pin, Low-Power, P Reset Circuits
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS4911ACNE3 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS4911B 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911B_09 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD/SD/Graphics Clock and Timing Generator with GENLOCK
GS4911BCNE3 功能描述:IC RE-TIMER RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
GS4915 制造商:GENNUM 制造商全稱:GENNUM 功能描述:ClockCleaner
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*