- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9701 (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | GL9701 |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數(shù)： | 67/75頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | GL9701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁當前第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 67
by eventually resulting
in only one
Downstream and one
Upstream Port.
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load and measured using the
clock recovery function.
3. A TTX-EYE = 0.75 UI provides for a total sum of deterministic and random jitter budget of
TTX-JITTER-MAX = 0.25 UI for the Transmitter using the clock recovery function. The
TTX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in which the median and the
maximum deviation from the median is less than half of the total TX jitter budget using the clock recovery
function. It should be noted that the median is not the same as the mean. The jitter median describes the point
in time where the number of jitter points on either side is approximately equal as opposed to the averaged time
value. This parameter is measured with the equivalent of a zero jitter reference clock. The TTX-EYE
measurement is to be met at the target bit error rate. The TTX-EYE-MEDIAN-to-MAX-JITTER is to be met
using the compliance pattern at a sample size of 1,000,000 UI.
4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 10 dB with a
differential test input signal no less than 200 mV (peak value, 400 mV differential peak to peak) swing around
ground applied to D+ and D- lines and a common mode
return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance
requirement applies to all valid input levels. The reference impedance for return loss measurements is 50
Ω
to
ground for both the D+ and D- line. Note that the series capacitors CTX is optional for the return loss
measurement.
5. Measured between 20-80% at Transmitter package pins into a test load for both VTX-D+ and VTX-D-.
6. ZTX-DIFF-DC is the small signal resistance of the transmitter measured at a DC operating point that is
equivalent to that established by connecting a 100
Ω
resistor from D+ and D- while the TX is driving a static
logic one or logic zero. Equivalently, this parameter can be derived by measuring the RMS voltage of the TX
while transmitting a test pattern into two different differential terminations that are
near 100
Ω
. Small signal resistance is measured by forcing a small change in differential voltage and dividing
this by the corresponding change in current.
相關PDF資料 |
PDF描述 |
|---|---|
| GL9701-MXG | PCI ExpressTM to PCI Bridge |
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GL9701-MXG | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM to PCI Bridge |
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復。