- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9701 (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | GL9701 |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數(shù)： | 29/75頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | GL9701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 29
CHAPTER 6 Register Description
GL9701 implements the standard PCI Express-to-PCI Bridge configuration space format. Figure5.1 shows the
capabilities supported by GL9701. Table5.1 and Table5.2 represent the configuration registers of GL9701 and
their address byte offset values.
Configuration register fields are assigned one of the attributes described in Table5.1.
Register Attribute
Description
HwInit
Hardware Initialized
: Register bits are initialized by
firmware or hardware mechanisms such as pin strapping or
serial EEPROM. Bits are read-only after initialization and can
only be reset (for write-once by firmware) with Fundamental
Reset.
RO
Read-only register
: Register bits are read-only and cannot be
altered by software. Register bits may be initialized by
hardware mechanisms such as pin strapping or serial
EEPROM.
RW
Read-Write register
: Register bits are read-write and may be
either set or cleared by software to the desired state.
RW1C
Read-only status, Write-1-to-clear status register
: Register
bits indicate status when read, a set bit indicating a status
event may be cleared by writing a 1. Writing a 0 to RW1C
bits has no effect.
ROS
Sticky
–
Read-only register:
Registers are read-only and
cannot be altered by software. Registers are not initialized or
modified by hot reset.
RWS
Sticky
–
Read-Write register
: Registers are read-write and
may be either set or cleared by software to the desired state.
Bits are not initialized or modified by hot reset.
RW1CS
Sticky
–
Read-only status, Write-1-to-clear status register
:
Registers indicate status when read, a set bit indicating a
status event may be cleared by writing a 1. Writing a 0 to
RW1CS bits has no effect. Bits are not initialized or modified
by hot reset.
RsvdP
Reserved and Preserved:
Reserved for future RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GL9701-MXG | PCI ExpressTM to PCI Bridge |
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL9701-MXG | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM to PCI Bridge |
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。