- 您現在的位置：買賣IC網 > PDF目錄384329 > GL9701 (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數資料
| 型號： | GL9701 |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數： | 49/75頁 |
| 文件大小： | 1077K |
| 代理商： | GL9701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 49
6.29 Offset 74h: PCI Express Device Capabilities Register
Bits
Type
Default
Description
2:0
RO
010b
Max
_
Payload
_
Size Supported
–
512 bytes max payload size is
supported.
4:3
RO
00b
Phantom Functions Supported
–
No function number bits used
for Phantom Functions; device may implement all function
numbers.
5
RO
0b
Extended Tag Field Supported
–
5-bit Tag field supported
8:6
RO
111b
Endpoint L0s Acceptable Latency
–
The acceptable total latency
that an Endpoint can withstand due to the transition from L0s state
to the L0 state is more than 4
μ
s.
11:9
RO
111b
Endpoint L1 Acceptable Latency
–
The acceptable latency that an
Endpoint can withstand due to the transition from L1 state to the
L0 state is more than 64
μ
s.
12
RO
0b
Attention Button Present
–
Not supported.
13
RO
0b
Attention Indicator Present
–
Not supported.
14
RO
0b
Power Indicator Present
–
Not supported.
17:15
RsvdP
000b
RsvdP
25:18
RO
00h
Captured Slot Power Limit Value
–
In combination with the Slot
Power Limit Scale value, specifies the upper limit on power
supplied by slot. This value is set by the Set_Slot_Power_Limit
Message
27:26
RO
00b
Captured Slot Power Limit Scale
–
Specifies the scale used for
the Slot Power Limit Value. This value is set by the
Set_Slot_Power_Limit Message.
6.30 Offset 78h: PCI Express Device Control Register
Bits
Type
Default
Description
0
RW
0b
Correctable Error Reporting Enable
–
This bit controls
reporting of correctable errors.
相關PDF資料 |
PDF描述 |
|---|---|
| GL9701-MXG | PCI ExpressTM to PCI Bridge |
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| GL9701-MXG | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM to PCI Bridge |
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復。