- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9701 (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | GL9701 |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數(shù)： | 35/75頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | GL9701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 35
1
–
Enables the setting of the Master Data Parity Error bit.
7
RO
0b
Reserved
8
RW
0b
SERR# Enable:
This bit enables reporting of non-fatal and
fatal errors to the Root Complex. In addition, this bit enables
transmission by the primary interface of ERR_NONFATAL and
ERR_FATAL error messages on behalf of SERR# assertions
detected on the secondary interface. Note that errors are reported if
enabled either through this bit or through the PCI Express specific
bits in the Device Control register.
0
–
Disable the reporting of bridge non-fatal errors and
fatal errors to the Root Complex.
1
–
Enable the reporting of bridge non-fatal errors and fatal
errors to the Root Complex.
9
RO
0b
Fast Back-to-Back Transactions Enable:
Does not apply to PCI
Express bridges.
10
RW
0b
Interrupt Disable
: GL9701 does not generate INTx interrupt
messages on behalf of internal sources hence implements this bit as
read-only with a value of 0.
15:11
RO
00h
Reserved
6.3 Offset 06h: Status Register
Bits
Type
Default
Description
2:0
RO
0h
Reserved
3
RO
0b
Interrupt Status
–
Indicates that an INTx interrupt message is
pending on behalf of sources internal to the bridge.
4
RO
1b
Capabilities List
–
Indicates the presence of a Capability List
item.
5
RO
0b
66 MHz Capable
–
Does not apply to PCI Express bridges.
6
RO
0b
Reserved
7
RO
0b
Fast Back-to-Back Transactions Capable
–
Does not apply to
PCI Express bridges.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GL9701-MXG | PCI ExpressTM to PCI Bridge |
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL9701-MXG | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM to PCI Bridge |
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復。