- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384329 > GL9701 (Genesys Logic, Inc.) PCI ExpressTM to PCI Bridge PDF資料下載
參數(shù)資料
| 型號： | GL9701 |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | PCI ExpressTM to PCI Bridge |
| 中文描述： | 的PCI ExpressTM到PCI橋 |
| 文件頁數(shù)： | 50/75頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | GL9701 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁
GL9701 PCI Express
TM
to PCI Bridge
2000-2006 Genesys Logic Inc. - All rights reserved.
Page 50
1
RW
0b
Non-Fatal Error Reporting Enable
–
This bit controls reporting
of Non-fatal errors.
2
RW
0b
Fatal Error Reporting Enable
–
This bit controls reporting of
Fatal errors.
3
RW
0b
Unsupported Request Reporting Enable
–
This bit enables
reporting of Unsupported Requests when set.
4
RW
0b
Enable Relaxed Ordering
–
If this bit is set, the device is
permitted to set the Relaxed Ordering bit in the Attributes field of
transactions it initiates that do not require strong write ordering.
7:5
RW
000b
Max_Payload_Size
–
This field sets maximum TLP payload
size for the device. Permissible values that can be programmed are
indicated by the Max_Payload_Size
Supported in the Device Capabilities register.
8
RO
0b
Extended Tag Field Enable
–
Not supported.
9
RO
0b
Phantom Functions Enable
–
Not supported.
10
RO
0b
Auxiliary (AUX) Power PM Enable
–
Not su[pported.
11
RO
0b
Enable No Snoop
–
GL9701 never sets the No Snoop attribute in
transactions it initiates.
14:12
RW
010b
Max
_
Read_Request
_
Size
–
This field sets the maximum Read
Request size for the Device as a Requester. The Device must not
generate read requests with size exceeding the set value.
15
RsvdP
0b
RsvdP
6.31 Offset 7ah: PCI Express Device Status Register
Bits
Type
Default
Description
0
RW1C
0b
Correctable Error Detected
–
This bit indicates status of
correctable errors detected. Errors are logged in this register
regardless of whether error reporting is enabled or not in the
Device Control register.
1
RW1C
0b
Non-Fatal Error Detected
–
This bit indicates status of Nonfatal
errors detected. Errors are logged in this register
regardless of whether error reporting is enabled or not in the
相關PDF資料 |
PDF描述 |
|---|---|
| GL9701-MXG | PCI ExpressTM to PCI Bridge |
| GL9711 | PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | PCI ExpressTM PIPE x1 PHY |
| GL9714 | PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | PCI ExpressTM PIPE x4 PHY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GL9701-MXG | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM to PCI Bridge |
| GL9711 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9711-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x1 PHY |
| GL9714 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
| GL9714-TGGXX | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:PCI ExpressTM PIPE x4 PHY |
發(fā)布緊急采購，3分鐘左右您將得到回復。