
DS3160
8 of 107
TABLE OF CONTENTS
1. MAIN FEATURES...................................................................................................................................2
2. SIGNAL DESCRIPTION.....................................................................................................................10
2.1 Overview/Signal Pin List......................................................................................................................10
2.2 CPU Bus Signal Description................................................................................................................15
2.3 Receive Framer Signal Description.......................................................................................................17
2.4 Transmit Formatter Signal Description..................................................................................................20
2.5 Receive LIU Signal Description............................................................................................................22
2.6 Transmit LIU Signal Description...........................................................................................................23
2.7 JTAG Signal Description......................................................................................................................24
2.8 Supply, Factory Test, and Reset Signal Descriptions.............................................................................25
3. MEMORY MAP AND REGISTER NOMENCLATURE..................................................................27
3.1 Memory Map......................................................................................................................................27
3.2 Register Description.............................................................................................................................28
4. MASTER DEVICE CONFIGURATION AND STATUS/INTERRUPT............................................29
4.1 Master Reset and ID Register Descriptions ..........................................................................................29
4.2 Master Configuration Registers Description..........................................................................................30
4.3 Master Status and Interrupt Register Descriptions.................................................................................35
5. FRAMER...............................................................................................................................................43
5.1 General Description..............................................................................................................................43
5.2 Framer Control Register Description.....................................................................................................44
5.3 Framer Status and Interrupt Register Descriptions ................................................................................53
5.4 Performance Error Counters................................................................................................................59
6. BERT......................................................................................................................................................61
6.1 General Description.............................................................................................................................61
6.2 BERT Register Description..................................................................................................................61
7. HDLC CONTROLLER ........................................................................................................................71
7.1 General Description.............................................................................................................................71
7.2 HDLC Control and FIFO Register Description....................................................................................73