參數(shù)資料
型號(hào): DS3160
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 43/107頁
文件大?。?/td> 592K
代理商: DS3160
DS3160
43 of 107
5. FRAMER
5.1 General Description
On the receive side, the framer locates the frame boundaries of the incoming data stream and monitors the
data stream for alarms and errors. Alarms are detected and reported in status register 1 (SR1) and the
information register (INFO), which are described in Section 5.3. Errors are accumulated in a set of error
counters (Section 5.4). The host can force the framer to resynchronize by the REFRM control bit in CR1
(Section 5.2). On the transmit side, the device formats the outgoing data stream with the proper framing
pattern and overhead and can generate alarms. It can also inject errors for diagnostic testing purposes (see
the EIC register). The transmit side of the framer is called the formatter.
Line Loopback
The line loopback loops the incoming data (i.e., RCLK, RPOS, and RNEG inputs) directly back to the
transmit side (i.e., TCLK, TPOS, and TNEG outputs; Figure 1B). When this loopback is enabled, the
incoming receive data continues to pass through the device, but the data output from the formatter is
replaced with the data being input to the device. (See the block diagrams in Section 1 for a visual
description of this loopback.)
Diagnostic Loopback
The diagnostic loopback loops the outgoing data from the formatter back to the receive side framer. When
this loopback is enabled, the incoming receive data at RCLK, RPOS, and RNEG is ignored. (See the
block diagrams in Section 1 for a visual description of this loopback.) Note that the device can still
generate AIS at the TCLK, TPOS, and TNEG outputs when this loopback is invoked. This is important to
keep the data that is being looped back from disturbing downstream equipment.
Payload Loopback
The payload loopback loops the framed data from the receive side framer back to the transmit side
formatter. When this loopback is enabled, the incoming receive data continues to pass through the device
but the data normally being input to the formatter is ignored. The overhead bits are regenerated by the
formatter and inserted into the transmit stream. During payload loopback, the DS3160 internally connects
FRCLK to FTCLK and FRSOF to FTSOF (FTSOF is set to the input mode). Clock and start-of-frame
configurations are returned to user values when the loopback is disabled. (See the block diagrams in
Section 1 for a visual description of this loopback.)
相關(guān)PDF資料
PDF描述
DS3171 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3171N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3172N Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
DS3173 Single/Dual/Triple/Quad DS3/E3 Single-Chip Transceivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3161 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31612 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA - Trays
DS31612N 制造商:Maxim Integrated Products 功能描述:12 PORT ATM/PHY 676-TEPBGA IND - Trays
DS3161N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Sgl ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3162 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual ATM/Packet PHYs for DS3/E3/STS-1 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray