參數(shù)資料
型號: DS21FT42
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 80/145頁
文件大?。?/td> 466K
代理商: DS21FT42
DALLAS SEMICONDUCTOR
DS21FF42/DS21FT42
101899
/1230
RBOC
HSR.7
Receive BOC Detector Change of State.
Set whenever the BOC
detector sees a change of state from a BOC Detected to a No Valid
Code seen or vice versa. The setting of this bit prompt the user to read
the RBOC register for details.
Receive Packet End.
Set when the HDLC controller detects either the
finish of a valid message (i.e., CRC check complete) or when the
controller has experienced a message fault such as a CRC checking
error, or an overrun condition, or an abort has been seen. The setting
of this bit prompts the user to read the RHIR register for details.
Receive Packet Start
. Set when the HDLC controller detects an
opening byte. The setting of this bit prompts the user to read the RHIR
register for details.
Receive FIFO Half Full.
Set when the receive 64–byte FIFO fills
beyond the half way point. The setting of this bit prompts the user to
read the RHIR register for details.
Receive FIFO Not Empty.
Set when the receive 64–byte FIFO has at
least one byte available for a read. The setting of this bit prompts the
user to read the RHIR register for details.
Transmit FIFO Half Empty.
Set when the transmit 64–byte FIFO
empties beyond the half way point. The setting of this bit prompts the
user to read the THIR register for details.
Transmit FIFO Not Full.
Set when the transmit 64–byte FIFO has at
least one byte available. The setting of this bit prompts the user to read
the THIR register for details.
Transmit Message End.
Set when the transmit HDLC controller has
finished sending a message. The setting of this bit prompts the user to
read the THIR register for details.
RPE
HSR.6
RPS
HSR.5
RHALF
HSR.4
RNE
HSR.3
THALF
HSR.2
TNF
HSR.1
TMEND
HSR.0
NOTE:
The RBOC, RPE, RPS, and TMEND bits are latched and will be cleared when read.
HIMR: HDLC INTERRUPT MASK REGISTER
(Address = 02 Hex)
(MSB)
RBOC
(LSB)
TMEND
RPE
RPS
RHALF
RNE
THALF
TNF
SYMBOL
POSITION
NAME AND DESCRIPTION
RBOC
HIMR.7
Receive BOC Detector Change of State.
0 = interrupt masked
1 = interrupt enabled
Receive Packet End.
0 = interrupt masked
1 = interrupt enabled
Receive Packet Start.
0 = interrupt masked
1 = interrupt enabled
RPE
HIMR.6
RPS
HIMR.5
相關(guān)PDF資料
PDF描述
DS21Q50N Telecommunication IC
DS21Q55DK Quad T1/E1/J1 Transceiver Design Kit Daughter Card
DS21Q55 Quad T1/E1/J1 Transceiver
DS21Q55N Quad T1/E1/J1 Transceiver
DS21S07A SCSI Terminator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21FT42N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21FT44 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21FT44+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4X3 E1 Framer E1 Framer E1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21FT44N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21FT44N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4x4 16/4x3 12 Chnl E1/E1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray