
TM1300 Data Book
Philips Semiconductors
12-4
PRODUCT SPECIFICATION
external input clock TRI_CLKIN; the PLL output deter-
mines the operating frequency of the memory interface
and SDRAM devices. The default value is ‘0’, which im-
plies a 2:1 memory:external ratio. A value of ‘1’ implies a
3:1 ratio.
CD (CPU PLL disable). The 1-bit CD field determines
whether or not the CPU PLL is turned on. The reset value
is ‘1’, which disables operation of the CPU PLL and dis-
sipates almost no power. For normal operation the value
should be zero, enabling the CPU PLL.
CB (CPU PLL bypass). The 1-bit CB field determines
whether the input or the output of the CPU PLL drives
TM1300’s core logic. The default value is ‘1’, which caus-
es the TM1300 core to be clocked by the input of the
CPU PLL (i.e., the memory interface clock). A value of ‘0’
causes normal operation, and the core is clocked by the
output of the CPU PLL.
Note that if both CB and SB are set to ‘1’ (bypass the
CPU PLL and the SDRAM PLL), TM1300’s core logic is
effectively clocked at the external input frequency.
Note: it is illegal to use the output of a disabled PLL. For
example, it is illegal to have CD set to ‘1’ while CB is set
to ‘0’.
SD (SDRAM PLL disable). The 1-bit SD field deter-
mines whether or not the SDRAM PLL is turned on. The
default value is ‘1’, which disables the SDRAM PLL. In
this state, it dissipates almost no power. For normal op-
eration the value should be ‘0’, enabling the SDRAM
PLL.
SB (SDRAM PLL bypass). The 1-bit SB field deter-
mines whether the input or the output of the SDRAM PLL
drives the memory interface and memory devices. The
default value is ‘1’, which causes the memory system to
be clocked by the input of the SDRAM PLL (TM1300’s
external input clock). A value of ’0’ causes normal oper-
ation, and the memory system is clocked by the output of
the SDRAM PLL.
Table 12-3. Examples of Memory Congurations
Size
(MB)
Ranks
Rank Congurations
Max.
MHz
Peak
MB/s
8
1
four 2
×1M×8 SDRAM
143
572
2two 2
×512K×16 SDRAM
two 2
×512K×16 SDRAM
143
572
1
one 4
×512K×32 SDRAM
143
572
16
1
two 4
×1M×16 SDRAM
143
572
2
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
143
572
24
3
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
143
572
32
1
two 4
×2M×16 SDRAM
143
572
1
four 4
×2M×8 SDRAM
143
572
2two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
143
572
4
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
one 4
×512K×32 SDRAM
143
572
48
3
two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
133
532
64
4
two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
two 4
×1M×16 SDRAM
133
500
Table 12-4. Memory Interface Conguration
Registers
Register
Purpose
MM_CONFIG
Describes external memory conguration
PLL_RATIOS
Controls separate memory and CPU PLLs
(phase-locked loops)
Table 12-5. MM_CONFIG Fields
Field
Function
REFRESH
Refresh interval in memory clock cycles.
Default value 1000 (0x03E8).
SIZE
Memory rank size
0
Reserved
1
512KB
2
1MB
3
2MB
4
4MB
5
8MB
6
16MB
7
Reserved
Table 12-6. PLL_RATIOS Fields
Field
Function
CR
CPU:memory ratio
0
1:1
1
2:1
2
3:2
3
4:3
4
5:4
5–7 Reserved
SR
Memory:external ratio
0
2:1
1
3:1
CD
CPU PLL Disable
0
CPU PLL on
1
CPU PLL off
CB
CPU PLL bypass
0
CPU
← PLL
1
CPU
← Memory
SD
SDRAM PLL Disable
0
SDRAM PLL on
1
SDRAM PLL off
SB
SDRAM PLL bypass
0
Memory
← PLL
1
Memory
← external