
Philips Semiconductors
Pin List
PRODUCT SPECIFICATION
1-5
PCI_INTA#
PCI_INTB#
PCI_INTC#
PCI_INTD#
C9
A8
B8
A7
PCIOD
PCI
PCIOD
I/OD
I/O/OD
I/OD
Can operate as input (power up default) or output, as determined by direction con-
trol bits in PCI MMIO register INT_CTL.
As input, a PCI_INT# pin can be used to receive PCI interrupt requests (normal
PCI use is active low, level sensitive mode, but the VIC can be set to treat these as
positive edge triggered mode). As input, a PCI_INT# pin can also be used as a
general interrupt request pin if not needed for PCI.
As output, the value of a PCI_INT# can be programmed through PCI MMIO regis-
ters to generate interrupts for other PCI masters.
Whenever XIO bus functionality is active, PCI_INTB# is a push-pull CMOS I/O pin.
When the XIO bus is not active and regular PCI bus functionality is activated, then
PCI_INTB# has a PCI compatible open drain output.
JTAG Interface (debug access port and 1149.1 boundary scan port)
JTAG_TDI
F20
WEAK5
IN
JTAG test data input
JTAG_TDO
F18
WEAK5
I/O
JTAG test data output. This pin can either drive active low, high or oat.
JTAG_TCK
F19
WEAK5
IN
JTAG test clock input
JTAG_TMS
E20
WEAK5
IN
JTAG test mode select input
Video In
VI_CLK
C20
STRG5
I/O
If congured as input (power up default): a positive transition on this incoming video
clock pin samples all other VI_DATA input signals below if VI_DVALID is HIGH. If
VI_DVALID is LOW, VI_DATA is ignored. Clock and data rates of up to 81 MHz are
supported.
If congured as output: programmable output clock to drive an external video A/D
converter. Can be programmed to emit integral dividers of DSPCPU_CLK.
If used as output, a board level 27-33 ohm series resistor is recommended to reduce
ringing.
VI_DVALID
A17
WEAK5
IN
VI_DVALID indicates that valid data is present on the VI_DATA lines. If HIGH, VI_DATA
will be accepted on the next VI_CLK positive edge. If LOW, no VI_DATA will be sam-
pled.
VI_DATA0
VI_DATA1
VI_DATA2
VI_DATA3
VI_DATA4
VI_DATA5
VI_DATA6
VI_DATA7
D18
C19
B20
B19
A20
A19
C17
B18
WEAK5
IN
CCIR656 style YUV 4:2:2 data from a digital camera, or general purpose high speed
data input pins. Sampled on VI_CLK if VI_DVALID HIGH.
VI_DATA8
VI_DATA9
A18
B17
WEAK5
IN
Extension high speed data input bits to allow use of 10 bit video A/D converters in
raw10 modes. VI_DATA[8] serves as START and VI_DATA[9] as END message input
in message passing mode.Sampled on positive transitions of VI_CLK if VI_DVALID
HIGH.
I2C Interface
IIC_SDA
R19
IICOD
I/OD
I2C serial data
IIC_SCL
R20
IICOD
I/OD
I2C clock
Video Out
VO_DATA0
VO_DATA1
VO_DATA2
VO_DATA3
VO_DATA4
VO_DATA5
VO_DATA6
VO_DATA7
P20
N19
N20
M18
M19
M20
K19
J20
WEAK5
OUT
CCIR656 style YUV 4:2:2 digital output data, or general purpose high speed data out-
put channel. Output changes on positive edge of VO_CLK.
VO_IO1
J18
WEAK5
I/O
This pin can function as HS output or as STMSG (Start Message) output.
If set as HS output, it outputs the horizontal sync signal
In message passing mode, this pin acts as STMSG output.
Pin Name
BGA
Ball
Pad
Type
Mode
Description