- 您現(xiàn)在的位置：買賣IC網 > PDF目錄360523 > 7640 IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-PDIP, TUBE PDF資料下載
參數(shù)資料
| 型號： | 7640 |
| 英文描述： | IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-PDIP, TUBE |
| 中文描述： | 7640組數(shù)據(jù)表數(shù)據(jù)表1885K/SEP.05.00 |
| 文件頁數(shù)： | 63/97頁 |
| 文件大小： | 1885K |
| 代理商： | 7640 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
62
Ver 1.4
MITSUBISHI MICROCOMPUTERS
7640 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
The
USB Endpoint x OUT CSR (Control & Status
Register)
, shown in Figure 1.65, contains control and
status information of the respective OUT endpoint 1-
4. The USB Endpoint Index Register selects the
specific endpoint.
OUTXCSR0 (OUT_PKT_RDY):
The USB FCU sets
this bit to a “1” after it successfully receives a packet
of data from the host. This bit is cleared by the CPU
or by the USB FCU after a packet of data has been
unloaded from the FIFO (See section 1.21.3.2 for de-
tails).
OUTXCSR1 (OVER_RUN):
This bit is used in ISO
mode only to indicate to the CPU that a FIFO overrun
has occurred. The USB FCU sets this bit to a “1” at
the beginning of an OUT token if the OUTXCSR0
(OUT_PKT_RDY) bit is not cleared. Setting this bit
will cause the INST12 bit of the Interrupt Status Reg-
ister 2 to set. The CPU writes a “0” to clear this bit.
OUTXCSR2 (SEND_STALL):
The CPU writes a “1”
to this bit when the endpoint is stalled (receiver halt).
The USB FCU returns a STALL handshake while this
bit is set. The CPU writes a “0” to clear this bit.
OUTXCSR3 (ISO/TOGGLE_INIT):
When the end-
point is used for isochronous data transfer, the CPU
sets this bit to a “1” for the entire duration of the iso-
chronous transfer. With the ISO bit set to a “1”, the
device accepts either DATA0 or DATA1 for the PID
sent by the host.
When the endpoint is required to initialize the data
toggle sequence bit (reset to DATA0 for the next data
packet), the CPU sets this bit to a “1” and then resets
it to a “0” to initialize the respective endpoint’s data
toggle.
As with any other method to initialize the data toggle,
this set/reset of the TOGGLE_INIT bit method as-
sumes that there is no active OUT transaction to the
respective endpoint on the bus at the time the initial-
ization process is ongoing. Set/reset of the
TOGGLE_INIT bit is performed only when an end-
point experiences a configuration event.
OUTXCSR4 (FORCE_STALL):
The USB FCU sets
this bit to a “1” if the host sends out a larger data
packet than the MAXP size. The USB FCU returns a
STALL handshake while this bit is set. The CPU
writes a “0” to clear this bit.
OUTXCSR5 (DATA_ERR):
The USB FCU sets this
bit to a “1” to indicate the reception of a CRC error or
a bit stuffing error in an ISO packet. The CPU writes a
“0” to clear this bit.
OUTXCSR6 (FLUSH):
The CPU writes a “1” to flush
the OUT FIFO. If there is one packet in the OUT
FIFO, a flush will cause the OUT FIFO to be empty. If
there are two packets in the OUT FIFO, a flush will
cause the older packet to be flushed out from the
OUT FIFO. Setting the OUTXCSR6 (FLUSH) bit dur-
ing reception could produce unpredictable results.
OUTXCSR7 (AUTO_CLR):
If the CPU sets this bit to
a “1”, the OUT_PKT_RDY bit is cleared automatically
by the USB FCU after the number of bytes of data
equal to the maximum packet size (MAXP) is un-
loaded from the OUT FIFO (see section 1.21.3.2 for
details).
Fig. 1.65. USB Endpoint x OUT CSR (OUT_CSR)
OUTXCSR7
OUTXCSR5
OUTXCSR4
OUTXCSR3
OUTXCSR2
OUTXCSR1
OUTXCSR0
MSB
7
LSB
0
OUTXCSR6
Address: 005A
16
Access: R/W
Reset: 00
16
OUT_PKT_RDY Flag (bit 0) (Write "0" onlyor Read)
0: Out packet is not ready
1: Out packet is ready
OVER_RUN Flag (bit 1) (Write "0" only or Read)
0: No FIFO overrun
1: FIFO overrun occurred
SEND_Stall Bit (bit 2)
0: No action
1: Stall OUT Endpoint X by the CPU
ISO/TOGGLE_INIT Bit (bit 3)
0: Select non-isochronous transfer (0->1->0) reset data toggle to DATA0)
1: Select isochronous transfer
FORCE_STALL Flag (bit 4) (Write "0" only or Read)
0: No action
1: Stall Endpoint X by the USB FCU
DATA_ERR Flag (bit 5) (Write "0" only or Read)
0: No error
1: CRC or bit stuffing error received in an ISO packet
FLUSH Bit (bit 6) (Write Only - Read "0")
0: No action
1: Flush the FIFO
AUTO_CLR Bit (bit 7)
1: AUTO_CLR disabled
0: AUTO_CLR enabled
OUTXCSR0
OUTXCSR1
OUTXCSR2
OUTXCSR3
OUTXCSR4
OUTXCSR5
OUTXCSR6
OUTXCSR7
相關PDF資料 |
PDF描述 |
|---|---|
| 7641 | 7641 Group Datasheet Datasheet 2145K/MAR.26.02 |
| 7643 | IrDA. protocol handler plus endec for DCE Apps, -40C to +85C, 18-SOIC 300mil, TUBE |
| 765-11-(SERIES) | Analog IC |
| 765-11-20K | Analog IC |
| 765-11-25A | Analog IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 76400 | 制造商:AMP 功能描述:76400 AMPHENOL NXF4C 制造商:TE Connectivity 功能描述: |
| 76-400 | 制造商:AMP 功能描述:76400 AMPHENOL NXF4C |
| 764-00/001 | 功能描述:MULTI FUNCT MOD SCREW C14 SWITCH RoHS:是 類別:連接器，互連式 >> 電源輸入 - 輸入端，輸出端，模塊 系列:764 標準包裝:50 系列:FELCOM 連接器類型:IEC 320-C14 連接器類型:插座，公引腳 - 模塊 位置數(shù):3 電流:10A 電壓:250V 安裝類型:面板安裝，卡入式；通孔 端接類型:焊接 保險絲盒:包括在內 特點:保險絲盒 |
| 764-00/002 | 功能描述:交流電源輸入模塊 Screw Mnt Solder RoHS:否 制造商:Schurter 過濾:Yes 過濾器類型:IEC Inlet Filters 產品:Inlets 電流額定值:4 A 電壓額定值:250 VAC 外殼材料:Thermoplastic 安裝風格:Panel, Screw 端接類型:Quick Connect 工作溫度范圍:- 25 C to + 85 C 連接器類型:C-14 |
| 764-00/003 | 功能描述:交流電源輸入模塊 SWITCHING AC RECPT RoHS:否 制造商:Schurter 過濾:Yes 過濾器類型:IEC Inlet Filters 產品:Inlets 電流額定值:4 A 電壓額定值:250 VAC 外殼材料:Thermoplastic 安裝風格:Panel, Screw 端接類型:Quick Connect 工作溫度范圍:- 25 C to + 85 C 連接器類型:C-14 |
發(fā)布緊急采購，3分鐘左右您將得到回復。