
XRT82L34
QUAD T1/E1/J1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.5
á
PRELIMINARY
18
RxClk Clock Sampling Edge
The sampling edge of the RxClk output can be
changed through control bit RClkE within the inter-
face register for receive output data re-timing. With
RClkE=1, data is validated on the rising edge of Rx-
Clk and with RClkE=0, receive data is validated on
the falling edge of RxClk. In Hardware Mode, the
state of pin 7 (ClkE) controls the rising or falling edge
of RxClk for data re-timing.
TRANSMIT CLOCK SAMPLING EDGE
Transmit data at TxPOS/TDATA or TxNEG is clocked
serially into the device using TxClk. With the interface
register bit 4 (TClk=1), input data is sampled on the
rising edge of TxClk. The sampling edge is inverted
when TxClk= 0. In Hardware Mode, the state of pin 7
(CLKE) controls the sampling edge of both TxClk and
RxClk.
SINGLE RAIL, DUAL RAIL
Transmit data format can be in dual-rail (SR/DR=1) or
single-rail modes (SR/DR=0). In Hardware Mode, du-
al or single-rail format is determined by the state of
pin 8. For single-rail mode operation, NRZ data can
be applied to TxPOS/TDATA with TxClk, while TxNEG
input is left unconnected. The transmitter converts
NRZ input data into differential signal for transmission
to the line using low impedance output drivers.
TRANSMIT ALL ONES (TAOS)
In the Host Mode, individual channels can be pro-
grammed to transmit an all “Ones” AMI signal by set-
ting the per channel bit control TAOS=1. In this mode,
input data at TxPOS/TDATA and TxNEG are ignored.
In Host Mode, reference clock for TAOS is TxClk. If
TxClk is not available, MCLK is used for transmission.
In Hardware Mode, if TxClk is not present and High
for more than 10μs, TAOS is transmitted using MCLK
as a reference. Remote Loop-Back has priority over
TAOS request.
HDB3/B8ZS/AMI ENCODER
The encoder is only available in single-rail mode (SR/
DR=1) in Host Mode, or pin 8 set High in Hardware
Mode. In an E1 system, if interface register
CODES=0, HDB3 encoding is selected. Input data
applied to TxPOS/TDATA which contains more than
four consecutive zeros will be removed and replaced
by “000V” or “B00V”, where "B” indicates a pulse con-
forming with bipolar rule and "V" represents a pulse
violating the rule. In a T1 system, input data with
more than 8 consecutive zeros will be removed and
replaced using B8ZS encoding rule. An example of
Bipolar with 8 Zero Substitution (B8ZS) encoding
scheme is shown in Table 1. With register
CODES=1, AMI coding is selected for both E1 or T1
F
IGURE
10. D
ATA
CHANGES
ON
RISING
EDGE
OF
C
LK
AND
D
ATA
IS
SAMPLED
ON
FALLING
EDGE
Data Sampled
Clk
Data
Data Sampled
F
IGURE
11. D
ATA
CHANGES
ON
FALLING
EDGE
OF
C
LK
AND
IS
SAMPLED
ON
RISING
EDGE
Data Sampled
Clk
Data
Data Sampled