- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376463 > XRT82L34 (Exar Corporation) Quad T1/E1/J1 Line Transceiver with Clock Recovery and Jitter Attenuator(四 T1/E1/J1線收發(fā)器（帶時鐘恢復(fù)和振蕩衰減器）) PDF資料下載
參數(shù)資料
| 型號： | XRT82L34 |
| 廠商： | Exar Corporation |
| 英文描述： | Quad T1/E1/J1 Line Transceiver with Clock Recovery and Jitter Attenuator(四 T1/E1/J1線收發(fā)器（帶時鐘恢復(fù)和振蕩衰減器）) |
| 中文描述： | 四路T1/E1/J1收發(fā)線收發(fā)器時鐘恢復(fù)和抖動衰減器（四的T1/E1/J1線收發(fā)器（帶時鐘恢復(fù)和振蕩衰減器）） |
| 文件頁數(shù)： | 17/50頁 |
| 文件大?。?/td> | 648K |
| 代理商： | XRT82L34 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
á
XRT82L34
QUAD T1/E1/J1 LINE TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.0.5
15
this mode the data/signals applied to the TxClk,
TPOS/TDAT and TNEG input pins are ignored, while
RxClk and received data will continue to be available
at their respective output pins. Simultaneously setting
RLOOP and ALOOP active is not allowed (see Loop-
Back Mode in Figure 4 & Figure 5). Remote loop-
back has priority over TAOS.
DIGITAL LOCAL LOOP-BACK (DLOOP) MODE
The Digital Local Loop-Back mode allows the trans-
mit clock and data to be looped back to the corre-
sponding receiver output pins through the encoder/
decoder and the jitter attenuator. In this mode, the re-
ceive line signal is ignored, but the transmit data will
be sent to the line uninterrupted. This loop back fea-
ture allows users to configure the line interface as a
pure jitter attenuator. (see Loop-Back Mode in
Figure 6 & Figure 7).
N
OTE
:
Digital Local Loop-Back is not supported in Hard-
ware Mode.
ANALOG LOCAL LOOP-BACK (ALOOP) MODE
With Analog Local Loop-Back activated, the transmit
data at TTIP and TRING are looped-back to the ana-
log input of the receiver. External inputs at RTIP/
RRING in this mode are ignored while valid transmit
data continues to be sent to the line. Analog Loop-
Back exercises most of the functional blocks of the
line interface (see Loop-Back Mode in Figure 8 &
Figure 9).
F
IGURE
4. R
EMOTE
L
OOP
-B
ACK
WITH
JITTER
ATTENUATOR
SELECTED
IN
RECEIVE
PATH
Tx
Decoder
Timing
Control
Rx
Clock &
Data
Recovery
JA
TxPOS
TxNEG
TxClk
RxClk
RxPOS
RxNEG
Encoder
TTIP
TRing
RTIP
RRing
F
IGURE
5. R
EMOTE
L
OOP
-B
ACK
WITH
JITTER
ATTENUATOR
SELECTED
IN
TRANSMIT
PATH
Tx
Decoder
Timing
Control
Rx
Clock &
Data
Recovery
JA
TxPOS
TxNEG
TxClk
RxClk
RxPOS
RxNEG
Encoder
TTIP
TRing
RTIP
RRing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT82L38 | Octal E1/T1/J1 Line Transceiver with Clock Recovery and Jitter Attenuator(八 T1/E1/J1線收發(fā)器（帶時鐘恢復(fù)和振蕩衰減器）) |
| XRT83D10 | SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10IW | SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83L314 | 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT |
| XRT83L314IB | 14-CHANNEL T1/E1/J1 LONG-HAUL/SHORT-HAUL LINE INTERFACE UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT82L34IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC |
| XRT83D10 | 制造商:EXAR 制造商全稱:EXAR 功能描述:SINGLE CHANNEL DS1/CEPT LINE INTERFACE UNIT |
| XRT83D10ES | 功能描述:外圍驅(qū)動器與原件 - PCI 1 CHT1/E1LIUSH RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83D10IW | 功能描述:外圍驅(qū)動器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT83D10IW-F | 功能描述:外圍驅(qū)動器與原件 - PCI Single Ch; 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。