
XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
80
Bit 3—TxFEAC Interrupt Status
This “Read-Only” bit-field indicates whether or not the
“FEAC Message Transmission Complete” interrupt
has occurred since the last read of this register. This
interrupt will occur once the Transmit FEAC Processor
has finished its 10th transmission of the 16 bit FEAC
Message (6 bit FEAC Code word + 10 framing bits).
The purpose of this interrupt is to let the local μP
know that the Transmit FEAC Processor has com-
pleted its transmission of its latest FEAC Message
and is now ready to transmit another FEAC Message.
If this bit-field is “0”, then the “FEAC Message Trans-
mission Complete” interrupt has NOT occurred since
the last read of this register.
If this bit-field is “1”, then the “FEAC Message Trans-
mission Complete” interrupt has occurred since the
last read of this register.
For more information on the Transmit FEAC Processor,
please see Section 6.4.3.1.2.
Bit 2—TxFEAC Enable
This “Read/Write” bit-field allows the user to enable
or disable the Transmit FEAC Processor. The Transmit
FEAC Processor will NOT function until it has been
enabled.
Writing a “0” to this bit-field disables the Transmit
FEAC Processor. Writing a “1” to this bit-field enables
the Transmit FEAC Processor.
Bit 1—TxFEAC Go
This bit-field allows the user to invoke the “Transmit
FEAC Message” command. Once this command has
been invoked, the Transmit FEAC Processor will do
the following:
Encapsulate the 6 bit FEAC code word, from the Tx
DS3 FEAC Register (Address = 1Dh) into a 16 bit
FEAC Message
Serially transmit this 16-bit FEAC Message to the
far-end receiver via the “outbound” DS3 data-
stream, 10 consecutive times.
For more information on the Transmit FEAC Processor,
please see Section 6.4.3.1.2.
Bit 0—TxFEAC Busy
This “Read-Only” bit-field allows the local μP to “poll”
and determine if the Transmit FEAC Processor has
completed its 10th transmission of the 16-bit FEAC
Message. This bit-field will contain a “1”, if the Trans-
mit FEAC Processor is still transmitting the FEAC
Message. This bit-field will toggle to “0”, once the
Transmit FEAC Processor has completed its 10th
transmission of the FEAC Message.
For more information on the Transmit FEAC Processor,
please see Section 6.4.3.1.2.
3.3.2.29
Tx DS3 FEAC Register
This register contains a six (6) bit “read/write” field
that allows the user to write in the six-bit FEAC code
word, that he/she wishes to transmit to the “Far End
Receive FEAC Processor”, via the outgoing DS3 data
stream. The Transmit FEAC Processor will encapsu-
late this six-bit code into a 16-bit FEAC message,
and will proceed to transmit this message to the “Far
End Receiver” via the FEAC bit-field within each out-
going DS3 frame.
For more information on the operation of the Transmit
FEAC Processor, please see Section 6.4.3.1.2.
Address = 1Dh, Tx DS3 FEAC Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Unused
TxFEAC [5]
TxFEAC [4]
TxFEAC [3]
TxFEAC [2]
TxFEAC[1]
TxFEAC[0]
Unused
RO
R/W
R/W
R/W
R/W
R/W
R/W
RO
0
1
1
1
1
1
1
0