
XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
108
3.3.2.97
Tx CP OAM Cell Register
Bit 7—Send OAM (Cell)
A “0” to “1” transition in this bit-field will cause the
Transmit Cell Processor to read in the contents of the
“Transmit OAM Cell Buffer” (located at 136h through
16Bh in on-chip RAM), and transmit this information
as a cell to the Transmit PLCP Processor (or Transmit
DS3 Framer).
For more information on OAM cell processing please
see Section 6.2.2.4.
3.3.2.98
Tx CP HEC Byte Error Mask Register
This byte-field allows the user to insert errors into the
HEC byte of each “outgoing” cell (from the Transmit
Cell Processor block). Prior to transmission to the
Transmit PLCP Processor (or the Transmit DS3
Framer), the Transmit Cell Processor will perform an
XOR operation with the HEC byte of each cell and
the contents of this register; and will write the results
of this operation back into the 5th octet position of
each cell. Therefore, if the user does not wish to
insert errors into the HEC byte of each cell, he/she
should insure that the contents of this register is set
to “00h” (the default value). For more information in
the purpose/use of this register, please see Section
6.2.2.1.4.
3.3.2.99
Future Use
3.3.2.100
Tx CP Idle Cell Pattern Header—Byte 1
Address = 61h, Tx CP OAM Cell Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Send OAM
Unused
Sem.
RO
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
0
0
Address = 62h, Tx CP HEC Byte Error Mask Register
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
HEC Error Mask
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 63h, Future Use
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Address = 64h, Tx CP Idle Cell Pattern Header—Byte 1
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Tx Idle Cell Pattern Header—Byte 1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0