
XRT7245
DS3 UNI FOR ATM
á
PRELIMINARY
REV. 1.03
100
For more information on this interrupt and cell delin-
eation, please see Section 7.3.2.1.2.
Bit 0—HEC Byte Error Interrupt Status
This “Read-Only” bit-field indicates whether or not the
“Detection of HEC Byte Error” interrupt has occurred
since the last read of this register. This interrupt will
occur if the Receive Cell Processor detects a single-bit
or multi-bit HEC byte error in an incoming cell that it
receives from the Receive PLCP Processor or
Receive DS3 Framer.
If this bit-field is “0”, then the “Detection of HEC Byte
Error” interrupt has NOT occurred since the last read
of this register. If this bit-field is “1”, then the “Detection
of HEC Byte Error” interrupt has occurred since the
last read of this register.
3.3.2.80
Rx CP Idle Cell Pattern Header—Byte 1
This “Read/Write” register along with the “Rx CP Idle
Cell Pattern Header -Bytes, 2 through 4” registers are
used to specify, to the Receive Cell Processor, the
header byte patterns for Idle Cells. The Receive Cell
Processor will use this information to identify the Idle
Cells from the stream of cells that it receives from the
Receive DS3 Framer (or Receive PLCP Processor).
The purpose of this particular register (along with the
“Rx CP Idle Cell Mask Header—Byte 1” register) is to
allow the user to define the pattern for header byte 1
of the Idle Cells.
For more information on Idle Cell Handling, please
see Section 7.3.2.3.1.
3.3.2.81
Rx CP Idle Cell Pattern Header—Byte 2
This “Read/Write” register along with the “Rx CP Idle
Cell Pattern Header -Bytes, 1, 3 and 4” registers are
used to specify, to the Receive Cell Processor, the
header byte patterns for Idle Cells. The Receive Cell
Processor will use this information to identify the Idle
Cells from the stream of cells that it receives from the
Receive DS3 Framer (or Receive PLCP Processor).
The purpose of this particular register (along with the
“Rx CP Idle Cell Mask Header—Byte 2” register) is to
allow the user to define the pattern for header byte 2
of the Idle Cells.
For more information on Idle Cell Handling, please
see Section 7.3.2.3.1.
3.3.2.82
Rx CP Idle Cell Pattern—Byte 3
Address = 50h, Rx CP Idle Cell Pattern Header—Byte 1
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Pattern—Byte 1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 51h, Rx CP Idle Cell Pattern Header—Byte 2
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Pattern—Byte 2
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Address = 52h, Rx CP Idle Cell Pattern Header—Byte 3
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Rx Idle Cell Pattern—Byte 3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0