- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202173 > V59C1G01808QBLF-19A (PROMOS TECHNOLOGIES INC) DDR DRAM, PBGA68 PDF資料下載
參數(shù)資料
| 型號： | V59C1G01808QBLF-19A |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM, PBGA68 |
| 封裝： | ROHS COMPLIANT, FBGA-68 |
| 文件頁數(shù)： | 59/80頁 |
| 文件大?。?/td> | 971K |
| 代理商： | V59C1G01808QBLF-19A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
62
V59C1G01(408/808)QB Rev. 1.1 December 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808)QB
OCD de fault characteristics
Description
Parameter
Min
Nom
Max
Unit
Notes
Output impedance
See full strength default driver characteristics
1
Output impedance step size for
OCD calibration
06
Pull-up and pull-down mismatch
0
4
1,2,3
Output slew rate
Sout
1.5
5
V/ns
1,4,5,7,8,9
NOTE 1
Absolute Specifications (TOPER; VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V). DRAM I/O specifications for timing,
voltage, and slew rate are no longer applicable if OCD is changed from default settings.
NOTE 2
Impedance measurement condition for output source dc current: VDDQ = 1.7 V; VOUT = 1420 mV; (VOUT-
VDDQ)/Ioh must be less than 23.4ohm for values of VOUT between VDDQ and VDDQ -280 mV. Impedance measurement condi-
tion for output sink dc current: VDDQ = 1.7 V; VOUT = 280 mV; VOUT/Iol must be less than 23.4ohm for values of VOUT
between 0 V and 280 mV.
NOTE 3
Mismatch is absolute value between pull-up and pull-down, both are measured at same temperature and voltage.
NOTE 4
Slew rate measured from vil(ac) to vih(ac).
NOTE 5
The absolute value of the slew rate as measured from DC to DC is equal to or greater than the slew rate as measured
from AC to AC. This is guaranteed by design and characterization.
NOTE 6
This represents the step size when the OCD is near 18
at nominal conditions across all process corners/variations
and represents only the DRAM uncertainty. A 0ohm value (no calibration) can only be achieved if the OCD impedance is18
+/
-
0.75 ohm under nominal conditions.
NOTE 7
DRAM output slew rate specification applies to 667 MT/s speed bins.
NOTE 8
Timing skew due to DRAM output slew rate mis-match between DQS / DQS and associated DQ’s is included in
tDQSQ and tQHS specification.
NOTE 9
DDR2 SDRAM output slew rate test load is defined in General Note 3 of the AC Timing specification Table.
1.5
ohm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V5F110BB3 | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 125VDC, 2.4mm, PANEL MOUNT |
| V62/07602-02XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 2.5 V, PDSO6 |
| V62/07602-03XE | 1-OUTPUT THREE TERM VOLTAGE REFERENCE, 3 V, PDSO6 |
| V62C2162048LL-100T | 128K X 16 STANDARD SRAM, 100 ns, PDSO44 |
| V62C2162048L-45T | 128K X 16 STANDARD SRAM, 45 ns, PDSO44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。